

A/D Flash USB MCU

# HT66FB582

Revision: V1.50 Date: August 11, 2022

www.holtek.com



# **Table of Contents**

Features	
CPU Features	
Peripheral Features	
General Description	
Block Diagram	
Pin Assignment	10
Pin Description	11
Absolute Maximum Ratings	15
D.C. Characteristics	16
A.C. Characteristics	19
A/D Converter Electrical Characteristics	20
LVR/LVD Electrical Characteristics	21
Comparator Electrical Characteristics	22
Memory Characteristics	22
USB Electrical Characteristics	23
Power-on Reset Characteristics	23
System Architecture	24
Clocking and Pipelining	
Program Counter	
Stack	
Arithmetic and Logic Unit – ALU	26
Arithmetic and Logic Unit – ALU	26 <b>27</b>
Arithmetic and Logic Unit – ALU Flash Program Memory Structure	26 <b>27</b> 27
Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors	26 27 27 27
Arithmetic and Logic Unit – ALU Flash Program Memory Structure	26 27 27 27 28
Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table	26 27 27 27 28 28
Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example	
Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS In Application Programming – IAP	
Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS	
Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS In Application Programming – IAP	
Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS In Application Programming – IAP In System Programming – ISP Data Memory Structure.	
Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS In Application Programming – IAP In System Programming – ISP Data Memory Structure Data Memory Addressing	
Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS In Application Programming – IAP In System Programming – ISP Data Memory Structure Data Memory Addressing General Purpose Data Memory	
Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS In Application Programming – IAP In System Programming – ISP Data Memory Structure Data Memory Addressing General Purpose Data Memory Special Purpose Data Memory	
Arithmetic and Logic Unit – ALU Flash Program Memory	
Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS In Application Programming – IAP In System Programming – ISP Data Memory Structure Data Memory Addressing General Purpose Data Memory Special Purpose Data Memory Special Function Register Description Indirect Addressing Registers – IARO, IAR1, IAR2	
Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS In Application Programming – IAP In System Programming – ISP Data Memory Structure Data Memory Addressing General Purpose Data Memory Special Purpose Data Memory Special Function Register Description Indirect Addressing Registers – IAR0, IAR1, IAR2 Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H	
Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS In Application Programming – IAP In System Programming – ISP Data Memory Structure Data Memory Addressing General Purpose Data Memory Special Purpose Data Memory Special Function Register Description Indirect Addressing Registers – IARO, IAR1, IAR2	26 27 27 28 28 29 30 31 45 46 46 46 47 47 47 47 47 47 47 47 51



Program Counter Low Register – PCL	51
Look-up Table Registers – TBLP, TBHP, TBLH	51
Status Register – STATUS	52
EEPROM Data Memory	54
EEPROM Data Memory Structure	
EEPROM Registers	54
Reading Data from the EEPROM	56
Writing Data to the EEPROM	57
Write Protection	58
EEPROM Interrupt	58
Programming Considerations	58
Oscillators	61
Oscillator Overview	61
System Clock Configurations	61
Internal PLL Frequency Generator	62
External Crystal/Ceramic Oscillator – HXT	64
Internal High Speed RC Oscillator – HIRC	64
External 32.768kHz Crystal Oscillator – LXT	
Internal 32kHz Oscillator – LIRC	65
Operating Modes and System Clocks	
System Clocks	
System Operation Modes	67
Control Registers	68
Operating Mode Switching	72
Standby Current Considerations	76
Wake-up	76
Watchdog Timer	77
Watchdog Timer Clock Source	77
Watchdog Timer Control Register	77
Watchdog Timer Operation	78
Reset and Initialisation	
Reset Functions	
Reset Initial Conditions	83
Input/Output Ports	
Pull-high Resistors	
I/O Port Wake-up	89
Port A Wake-up Polarity Control Register	
I/O Port Control Registers	
Port A Power Source Control Register	
I/O Port Output Slew Rate Control Registers	92
I/O Port Output Current Control Registers	
Pin-shared Functions	95
I/O Pin Structures	102
Programming Considerations	



Timer Modules – TM	
Introduction	
TM Operation	
TM Clock Source	
TM Interrupts	
TM External Pins	
TM Input/Output Pin Selection	
Programming Considerations	
Standard Type TM – STM	107
Standard TM Operation	
Standard Type TM Register Description	
Standard Type TM Operation Modes	
Periodic Type TM – PTM	
Periodic Type TM – PTM Periodic TM Operation	
Periodic Type TM Register Description	
Periodic Type TM Operating Modes	
Analog to Digital Converter	
A/D Converter Overview	
A/D Converter Register Description	
A/D Converter Operation	
A/D Converter Reference Voltage	
A/D Converter Input Signals	
Conversion Rate and Timing Diagram	
Summary of A/D Conversion Steps	
Programming Considerations	
A/D Conversion Function	
A/D Conversion Programming Examples	
Comparators	
Comparator Operation	
Comparator Registers	
Comparator Interrupt	
Programming Considerations	
Serial Interface Module – SIM	
SPI Interface	
I <sup>2</sup> C Interface	
Serial Peripheral Interface – SPIA	
SPIA Interface Operation	
SPIA Registers	
SPIA Communication	
SPIA Bus Enable/Disable	
SPIA Dus Eliable/Disable	
Error Detection	



UART Interface	177
UART External Pins	
UART Data Transfer Scheme	178
UART Status and Control Registers	
Baud Rate Generator	184
UART Setup and Control	
UART Transmitter	
UART Receiver	
Managing Receiver Errors	
UART Interrupt Structure	
UART Power Down and Wake-up	191
Low Voltage Detector – LVD	
LVD Register	192
LVD Operation	193
USB Interface	
Power Plane	
USB Interface Operation	
USB Interface Registers	
USB Suspend Mode and Wake-Up	
USB Interrupts	
16-bit Multiplication Division Unit – MDU	
Multiplication Division Unit Operation	
MDU Registers	
Interrupts	
Interrupt Registers	
Interrupt Operation	
External Interrupts	
USB Interrupt	
Comparator Interrupts	
SIM Interrupt	
SPIA Interrupt	
Time Base Interrupts	
Multi-function Interrupts	
A/D Converter Interrupt	
UART Interrupt	
EEPROM Interrupt	227
LVD Interrupt	227
TM Interrupts	227
Interrupt Wake-up Function	228
Programming Considerations	228
Configuration Options	
Application Circuits	
, pp. eater en eater	



Instruction Set	
Introduction	230
Instruction Timing	230
Moving and Transferring Data	230
Arithmetic Operations	230
Logical and Rotate Operation	231
Branches and Control Transfer	231
Bit Operations	231
Table Read Operations	231
Other Operations	231
Instruction Set Summary	
Table Conventions	
Extended Instruction Set	234
Instruction Definition	
Extended Instruction Definition	
Package Information	
SAW type 46-pin (6.5mm×4.5mm) QFN Outline Dimensions	
48-pin LQFP (7mm×7mm) Outline Dimensions	254



### **Features**

#### **CPU Features**

- Operating voltage
  - V<sub>DD</sub> (MCU):
    - $f_{\text{SYS}} = 6 MHz: 2.2 V {\sim} 5.5 V$
    - $f_{SYS}$ =12MHz: 2.7V~5.5V
    - $-\ f_{SYS}{=}16MHz{:}\ 3.3V{\sim}5.5V$
  - V<sub>DD</sub> (USB mode): - f<sub>SYS</sub>=6MHz/12MHz/16MHz: 3.6V~5.5V
- Up to 0.25 $\mu$ s instruction cycle with 16MHz system clock at V<sub>DD</sub>=5V
- Power down and wake-up functions to reduce power consumption
- Oscillator types
  - External High Speed Crystal HXT
  - External Low Speed 32.768kHz Crystal LXT
  - Internal High Speed RC HIRC
  - Internal Low Speed 32kHz RC LIRC
- Multi-mode operation: NORMAL, SLOW, IDLE and SLEEP
- · Fully integrated internal 12MHz oscillator requires no external components
- All instructions executed in 1~3 instruction cycles
- Table read instructions
- 109 powerful instructions
- 12-level subroutine nesting
- Bit manipulation instruction

#### **Peripheral Features**

- Flash Program Memory: 48K×16
- RAM Data Memory: 1024×8
- True EEPROM Memory: 16K×8
- Watchdog Timer function
- 41 bidirectional I/O lines
- · Dual pin-shared external interrupts
- Multiple Timer Modules for time measurement, input capture, compare match output or PWM output or single pulse output function
  - + 1 Standard type 16-bit Timer Module STM
  - 5 Periodic type 10-bit Timer Modules PTM0~PTM4
- USB interface
  - USB 2.0 Full Speed compatible
  - 8 endpoints supported including endpoint 0
  - All endpoints except endpoint 0 can support interrupt and bulk transfer
  - All endpoints except endpoint 0 can be configured as 8, 16, 32, 64 bytes FIFO size
  - Endpoint 0 support control transfer
  - Endpoint 0 has 8 byte FIFO
  - Support 3.3V LDO and internal UDP 1.5kΩ pull-up resistor
  - Internal 12MHz RC oscillator with 0.25% accuracy for all USB modes



- Serial Interface Module SIM for SPI or I<sup>2</sup>C
- Single Serial SPI Interface SPIA
- Fully-duplex Universal Asynchronous Receiver and Transmitter Interface UART
- Dual comparator functions
- · Dual Time-Base functions for generation of fixed time interrupt signals
- 16 external channels 12-bit resolution A/D converter
- 16-bit Multiplication Division Unit
- Low voltage reset function
- Low voltage detect function
- In Application Programming function IAP
- In System Programing function ISP
- Package types: 46-pin QFN, 48-pin LQFP

### **General Description**

The device is a Flash Memory A/D with USB type 8-bit high performance RISC architecture microcontroller, designed for Data Logger applications that interface directly to analog signals and require an USB interface. Offering users the convenience of Flash Memory multi-programming features, the device also includes a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc. .

Analog features include a multi-channel 12-bit A/D converter and two comparators. Multiple and extremely flexible Timer Modules provide timing, pulse generation and PWM generation functions. Communication with the outside world is catered for by including fully integrated SPI, I<sup>2</sup>C, UART and USB interface functions, four popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments. The external interrupt can be triggered with rising or falling edges or both falling and rising edges.


A full choice of external, internal high and low oscillators is provided including two fully integrated system oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimize microcontroller operation and minimize power consumption.

The inclusion of flexible I/O programming features along with many other features ensure that the device will find specific excellent use in a wide range of application possibilities such as sensor signal processing, motor driving, industrial control, consumer products, subsystem controllers, etc.


The device is fully supported by the Holtek range of fully functional development and programming tools, providing a means for fast and efficient product development cycles.




## **Block Diagram**



## **Pin Assignment**







- Note: 1. If the pin-shared pin functions have multiple outputs simultaneously, the desired pin-shared function is determined by the corresponding software control bits.
  - 2. The OCDSDA and OCDSCK pins are supplied for the OCDS dedicated pins and as such only available for the HT66VB582 device which is the OCDS EV chip for the HT66FB582 device.
  - 3 : For less pin-count package types there will be unbonded pins of which status should be properly configured to avoid the current consumption resulting from an input floating condition. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.

## Pin Description

The pins on the device can be referenced by its Port name, e.g. PA0, PA1 etc., which refer to the digital I/O function of the pins. However these Port pins are also shared with other functions such as the Analog to Digital Converter, Serial Port pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

As the Pin Description table shows the situation for the package with the most pins, not all pins in the table will be available on smaller package sizes.

Pin Name	Function	OPT	I/T	O/T	Description
	PA0	PAPU PAWUEG0 PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA0/SCSA/PTCK0 /OCDSDA	SCSA	PAS0 IFS	ST	CMOS	SPIA slave select
	PTCK0	PAS0	ST	—	PTM0 clock input
	OCDSDA		ST	CMOS	OCDS data/address pin, for EV chip only.



Pin Name	Function	OPT	I/T	O/T	Description
PA1/SDOA/C0X	PA1	PAPU PAWUEG0 PAS0	ST	смоз	General purpose I/O. Register enabled pull-up and wake-up
	SDOA	PAS0	_	CMOS	SPIA serial data output
	C0X	PAS0	_	CMOS	Comparator 0 output
PA2/SDIA/C0+	PA2	PAPU PAWUEG0 PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	SDIA	PAS0	ST		SPIA serial data input
	C0+	PAS0	AN		Comparator 0 positive input
PA3/SCKA/C0-	PA3	PAPU PAWUEG0 PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	SCKA	PAS0	ST	CMOS	SPIA serial clock
	C0-	PAS0	AN	—	Comparator 0 negative input
	PA4	PAPU PAWUEG1 PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA4/SCSA/STP/STPI/	SCSA	PAS1 IFS	ST	CMOS	SPIA slave select
C1X	STP	PAS1	_	CMOS	STM ouput
	STPI	PAS1 IFS	ST	_	STM capture input
	C1X	PAS1	_	CMOS	Comparator 1 output
	PA5	PAPU PAWUEG1 PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA5/PTP0/PTP0I/C1+	PTP0	PAS1		CMOS	PTM0 ouput
	PTP0I	PAS1 IFS	ST	_	PTM0 capture input
	C1+	PAS1	AN	_	Comparator 1 positive input
PA6/STCK/C1-	PA6	PAPU PAWUEG1 PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	STCK	PAS1	ST	_	STM clock input
	C1-	PAS1	AN	_	Comparator 1 negative input
	PA7	PAPU PAWUEG1 PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA7/INT0/AN14	INT0	PAS1 INTEG INTC0	ST	_	External interrupt 0 input
	AN14	PAS1	AN	_	A/D Converter external input 14
	PB0	PBPU PBWU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PB0/SDO/SDA/AN0	SDO	PBS0		CMOS	· · ·
	SDA	PBS0	ST	NMOS	I <sup>2</sup> C data line
	AN0	PBS0	AN		A/D Converter external input 0



Pin Name	Function	OPT	I/T	O/T	Description
	PB1	PBPU PBWU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PB1/SDI/SCL/AN1	SDI	PBS0	ST	—	SPI serial data input
	SCL	PBS0	ST	NMOS	I <sup>2</sup> C clock line
	AN1	PBS0	AN	_	A/D Converter external input 1
PB2/SCK/AN2	PB2	PBPU PBWU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	SCK	PBS0	ST	CMOS	SPI serial clock
	AN2	PBS0	AN	—	A/D Converter external input 2
PB3/SCS/AN3	PB3	PBPU PBWU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	SCS	PBS0	ST	CMOS	SPI slave select
	AN3	PBS0	AN	_	A/D Converter external input 3
	PB4	PBPU PBWU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PB4/STP/STPI/AN4	STP	PBS1	_	CMOS	STM ouput
	STPI	PBS1 IFS	ST	_	STM capture input
	AN4	PBS1	AN	—	A/D Converter external input 4
PB5/AN5	PB5	PBPU PBWU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	AN5	PBS1	AN	—	A/D Converter external input 5
	PB6	PBPU PBWU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PB6/INT1/AN6	INT1	PBS1 INTEG INTC0	ST	_	External interrupt 1 input
	AN6	PBS1	AN	—	A/D Converter external input 6
	PB7	PBPU PBWU PBS1	ST	смоѕ	General purpose I/O. Register enabled pull-up and wake-up
PB7/PTP4/PTP4I/AN7	PTP4	PBS1	—	CMOS	PTM4 ouput
	PTP4I	PBS1 IFS	ST	_	PTM4 capture input
	AN7	PBS1	AN		A/D Converter external input 7
	PC0	PCPU PCWU PCS0	ST	смоѕ	General purpose I/O. Register enabled pull-up and wake-up
PC0/PTP4/PTP4I/AN8	PTP4	PCS0	-	CMOS	PTM4 ouput
	PTP4I	PCS0 IFS	ST	_	PTM4 capture input
	AN8	PCS0	AN		A/D Converter external input 8
PC1/PTCK4/AN9	PC1	PCPU PCWU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PTCK4	PCS0	ST	—	PTM4 clock input
	AN9	PCS0	AN		A/D Converter external input 9



Pin Name	Function	OPT	I/T	O/T	Description
PC2/AN10	PC2	PCPU PCWU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	AN10	PCS0	AN	_	A/D Converter external input 10
PC3/AN11	PC3	PCPU PCWU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	AN11	PCS0	AN		A/D Converter external input 11
PC4/TX/AN12	PC4	PCPU PCWU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	ТΧ	PCS1	—	CMOS	UART TX serial data output
	AN12	PCS1	AN		A/D Converter external input 12
PC5/RX/AN13	PC5	PCPU PCWU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	RX	PCS1	ST	—	UART RX serial data input
	AN13	PCS1	AN	_	A/D Converter external input 13
PC6/VREFI	PC6	PCPU PCWU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	VREFI	PCS1	AN	—	A/D Converter PGA input
PC7/VR	PC7	PCPU PCWU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	VR	PCS1	AN	—	A/D Converter reference voltage output
	PD0	PDPU PDWU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PD0/PTP2/PTP2I/ OSC1	PTP2	PDS0	_	CMOS	PTM2 ouput
0301	PTP2I	PDS0 IFS	ST	_	PTM2 capture input
	OSC1	PDS0	HXT		HXT oscillator pin
	PD1	PDPU PDWU PDS0	ST	смоз	General purpose I/O. Register enabled pull-up and wake-up
PD1/PTP1/PTP1I/ OSC2	PTP1	PDS0	_	CMOS	PTM1 ouput
0302	PTP1I	PDS0 IFS	ST		PTM1 capture input
	OSC2	PDS0	<u> </u>	HXT	HXT oscillator pin
PD2/PTCK1	PD2	PDPU PDWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PTCK1	—	ST		PTM1 clock input
PD3/PTCK3	PD3	PDPU PDWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PTCK3	_	ST	-	PTM3 clock input
PD4/PTCK2	PD4	PDPU PDWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PTCK2		ST		PTM2 clock input



Pin Name	Function	OPT	I/T	O/T	Description
	PD5	PDPU PDWU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PD5/PTP0/PTP0I	PTP0	PDS1	_	CMOS	PTM0 ouput
	PTP0I	PDS1 IFS	ST		PTM0 capture input
	PD6	PDPU PDWU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PD6/PTP2/PTP2I	PTP2	PDS1	—	CMOS	PTM2 ouput
	PTP2I	PDS1 IFS	ST		PTM2 capture input
	PD7	PDPU PDWU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PD7/PTP1/PTP1I	PTP1	PDS1	—	CMOS	PTM1 ouput
	PTP1I	PDS1 IFS	ST	_	PTM1 capture input
PE0/VDDIO/VREF	PE0	PEPU PEWU PES0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	VDDIO	PES0	PWR		PA external power input
	VREF	PES0	AN		A/D Converter external reference voltage input
PE1/AN15	PE1	PEPU PEWU PES0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	AN15	PES0	AN		A/D Converter external input 15
	PE2	PEPU PEWU PES0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PE2/PTP3/PTP3I	PTP3	PES0	_	CMOS	PTM3 output
	PTP3I	PES0 IFS	ST	_	PTM3 capture input
PE3/XT1	PE3	PEPU PEWU PES0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	XT1	PES0	LXT	_	LXT oscillator pin
PE4/XT2	PE4	PEPU PEWU PES1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	XT2	PES1	—	LXT	LXT oscillator pin
PE5	PE5	PEPU PEWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PE6	PEPU PEWU PES1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PE6/PTP3/PTP3I	PTP3	PES1	_	CMOS	PTM3 output
	PTP3I	PES1 IFS	ST	_	PTM3 capture input
PE7	PE7	PEPU PEWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PF0	PF0	PFPU PFWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
UBUS*	UBUS	_	PWR		USB SIE power supply



Pin Name	Function	OPT	I/T	O/T	Description
V33O	V33O	_	—	PWR	USB 3.3V regulator output
	UDN	_	ST	CMOS	USB UDN line
UDN/OD0/ICPDA	OD0	_	ST	NMOS	NMOS Open Drain I/O pin
	ICPDA	—	ST	CMOS	ICP address/data
UDP/OD1	UDP	_	ST	CMOS	USB UDP line
	OD1	_	ST	NMOS	NMOS Open Drain I/O pin
	RES	—	ST	_	External reset input
RES/ICPCK/OCDSCK	ICPCK	_	ST	_	ICP clock
	OCDSCK	_	ST	_	OCDS clock pin, for EV chip only
	HVDD	_	PWR	—	HIRC oscillator positive power supply
HVDD/AVDD/VDD	AVDD	_	PWR	_	Analog positive power supply It should be double bonded to VDD.
	VDD	_	PWR	_	Positive power supply
	VSS		PWR		Negative power supply, ground.
VSS/AVSS	AVSS	—	PWR	_	Analog negative power supply, ground. It should be double bonded to VSS.

Legend: I/T: Input type;

OPT: Optional by register option; ST: Schmitt Trigger input; NMOS: NMOS output; HXT: High frequency crystal oscillator; LXT: Low frequency crystal oscillator.

O/T: Output type; PWR: Power; CMOS: CMOS output; AN: Analog signal;

\*: UBUS pin needs to be connected to VDD/HVDD for ICP mode.

### **Absolute Maximum Ratings**

Supply Voltage	$V_{SS}$ =0.3V to $V_{SS}$ =6.0V
Input Voltage	$V_{SS}$ =0.3V to $V_{DD}$ +0.3V
Storage Temperature	-60°C to 150°C
Operating Temperature	
IoH Total	
IoL Total	
Total Power Dissipation	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



# **D.C. Characteristics**

	1					Ta	a=25°C
Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Cynnoor	i arameter	V <sub>DD</sub>	Conditions		190.	max.	
			f <sub>SYS</sub> =f <sub>HXT</sub> =6MHz	2.2	—	5.5	
	Operating Voltage (HXT)	—	f <sub>SYS</sub> =f <sub>HXT</sub> =12MHz	2.7	—	5.5	V
			f <sub>SYS</sub> =f <sub>HXT</sub> =16MHz	3.3	—	5.5	
	Operating Voltage (HIRC)		f <sub>SYS</sub> =f <sub>HIRC</sub> /2=6MHz	2.2	_	5.5	v
VDD			f <sub>SYS</sub> =f <sub>HIRC</sub> =12MHz	2.7	—	5.5	v
VDD	Operating Voltage (LXT)	—	f <sub>SYS</sub> =f <sub>LXT</sub> =32.768kHz	2.2	—	5.5	V
	Operating Voltage (LIRC)	_	f <sub>SYS</sub> =f <sub>LIRC</sub> =32kHz	2.2	—	5.5	V
		—	$f_{SYS}=f_{PLL}=6MHz$ , PLLEN=1	2.2	—	5.5	V
	Operating Voltage (PLL)	—	f <sub>SYS</sub> =f <sub>PLL</sub> =12MHz, PLLEN=1	2.7	-	5.5	V
		—	f <sub>SYS</sub> =f <sub>PLL</sub> =16MHz, PLLEN=1	3.3	—	5.5	V
		3V	f <sub>SYS</sub> =f <sub>HXT</sub> =6MHz	_	0.7	1.5	
	Operating Current (HXT)	5V	No load, all peripherals off	_	1.6	3.0	mA
		3V	f <sub>SYS</sub> =f <sub>HXT</sub> =12MHz	_	1.3	3.0	mA
		5V	No load, all peripherals off	_	2.7	6.0	mA
		3.3V	f <sub>SYS</sub> =f <sub>HXT</sub> =16MHz	_	3.0	6.0	
		5V	No load, all peripherals off	_	5.0	9.5	mA
		3V	f <sub>sys</sub> =f <sub>нiвc</sub> =12MHz	_	1.6	3.0	
	Operating Current (HIRC)	5V	No load, all peripherals off	_	2.8	6.0	mA
		3V	f <sub>SYS</sub> =f <sub>LXT</sub> =32768Hz	_	17	30	
DD	Operating Current (LXT)	5V	No load, all peripherals off	_	30	50	μA
		3V	f <sub>sys</sub> =f <sub>LIRC</sub> =32kHz	_	16	30	
	Operating Current (LIRC)	5V	No load, all peripherals off	_	28	50	μA
		3V	f <sub>SYS</sub> =f <sub>PLL</sub> = 6MHz, PLLEN=1	_	1.5	2.0	
		5V	No load, all peripherals off	_	3.0	4.0	mA
	Operating Current (DLL)	3V	f <sub>SYS</sub> =f <sub>PLL</sub> = 12MHz, PLLEN=1	_	2.1	3.5	
	Operating Current (PLL)	5V	No load, all peripherals off	_	3.8	7.0	mA
		3.3V	f <sub>SYS</sub> =f <sub>PLL</sub> = 16MHz, PLLEN=1		3.2	6.5	
		5V	No load, all peripherals off	-	4.5	9.0	mA



Symbol	Demostr		Test Conditions		-		
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
		3V	fsys off, fsue off, No load,	_	0.2	0.8	
		5V	all peripherals off, WDT disable	_	0.5	1.0	μA
	Standby Current	3V	fsys off, fsub=fLxt on, No load,	_	0.7	1.8	
	(SLEEP Mode)	5V	all peripherals off, WDT enable		1.5	3.5	μA
		3V	fsys off, fsug=flirc on, No load,		_	3.0	
		5V	all peripherals off, WDT enable	_	_	5.0	μA
		3V	fsys off, fsub=flinc on	_	1.5	3.0	
	Standby Current	5V	No load, all peripherals off	_	2.8	5.0	μA
	(IDLE0 Mode)	3V	fsys off, fsub=fLXT on		1.8	3.0	
		5V	No load, all peripherals off	_	2.8	5.0	μA
ISTB		3V	f <sub>SYS</sub> =f <sub>HIRC</sub> =12MHz on, f <sub>SUB</sub> on		0.65	1.6	
		5V	No load, all peripherals off		1.3	3.0	mA
		3V	f <sub>SYS</sub> =f <sub>HXT</sub> =12MHz on, f <sub>SUB</sub> on		0.9	1.5	
		5V	No load, all peripherals off		1.4	3.0	mA
	Standby Current	3V	f <sub>sys</sub> =f <sub>PLL</sub> =6MHz on, PLLEN=1,	_	1.0	2.5	
	(IDLE1 Mode)	5V	$f_{SUB}$ on, No load, all peripherals off		2.0	3.5	mA
		3V	f <sub>SYS</sub> =f <sub>PLL</sub> =12MHz on, PLLEN=1,		1.5	3.0	
		5V	$f_{SUB}$ on, No load, all peripherals off			4.0	mA
		3.3V	f <sub>SYS</sub> =f <sub>PLL</sub> =16MHz on, PLLEN=1,		1.7	3.5	
		5V	$f_{SUB}$ on, No load, all peripherals off		3.0	5.0	mA
		5V		0	_	1.5	
VIL	Input Low Voltage for I/O Ports	_		0	_	0.2V <sub>DD</sub>	V
- 12	Input Low Voltage for RES Pin			0	—         0.2           —         0.5           —         0.7           —         1.5           —         —           —         1.5           —         —           —         1.5           —         —           —         1.5           —         2.8           —         1.8           —         2.8           —         1.3           —         0.655           —         1.3           —         0.99           —         1.4           —         1.0           —         2.0           —         1.5           —         2.5           —         1.7           —         3.0           0         —           0         —           0.85         —           0.85         —           0.85         —           0.85         —           0.85         —	0.4V <sub>DD</sub>	V
		5V		3.5		5.0	
VIH	Input High Voltage for I/O Ports			0.8V <sub>DD</sub>	_	VDD	V
	Input High Voltage for RES Pin			0.9V <sub>DD</sub>	_	VDD	V
_		3V		20	60	100	
Rph	Pull-high Resistance for I/O Ports	5V		10	30	50	kΩ
		3V	VIN=VDD or VIN=VSS		_	±1	
LEAK	Input Leakage Current	5V	V <sub>IN</sub> =V <sub>DD</sub> or V <sub>IN</sub> =V <sub>SS</sub>	_	_	±1	μA
		3V	SLEWCn[m+1, m]=00B (n=0,1, m=0 or 2 or 4 or 6),	150	_	_	
		5V	0.1V_{DD} to 0.9V_{DD} or 0.9V_{DD} to 0.1V_{DD}, C_{LOAD}=20pF	380	_	_	V/µs
		3V	SLEWCn[m+1, m]=01B (n=0,1, m=0 or 2 or 4 or 6),		87	_	\//···-
SR <sub>RISE</sub>	Output Rising Edge Slew Rate	5V	$0.1V_{\text{DD}}$ to $0.9V_{\text{DD}}$ or $0.9V_{\text{DD}}$ to $0.1V_{\text{DD}},$ $C_{\text{LOAD}}{=}20pF$	—	240	_	V/µs
ORRISE	for I/O Ports	3V	SLEWCn[m+1, m]=10B (n=0,1, m=0 or 2 or 4 or 6),		45	_	1//
		5V	$0.1V_{\text{DD}}$ to $0.9V_{\text{DD}}$ or $0.9V_{\text{DD}}$ to $0.1V_{\text{DD}},$ $C_{\text{LOAD}}=20pF$	_	120	_	V/µs
		3V	SLEWCn[m+1, m]=11B (n=0,1, m=0 or 2 or 4 or 6),	_	20	_	V/h.c
		5V	$0.1V_{\text{DD}}$ to $0.9V_{\text{DD}}$ or $0.9V_{\text{DD}}$ to $0.1V_{\text{DD}},$ $C_{\text{LOAD}}{=}20pF$	_	60	_	V/µs



O	Parameter		Test Conditions		-		11-24
Symbol			Conditions	Min.	Тур.	Max.	Unit
		3V	SLEWCn[m+1, m]=00B (n=0,1, m=0 or 2 or 4 or 6),	200	-	_	V/µs
		5V	0.1V_{DD} to 0.9V_{DD} or 0.9V_{DD} to 0.1V_{DD}, C_{LOAD}=20pF	500	_		v/µs
		3V	SLEWCn[m+1, m]=01B (n=0,1, m=0 or 2 or 4 or 6),	—	61	_	V/µs
SR <sub>FALL</sub>	Output Falling Edge Slew Rate	5V	$\begin{array}{l} 0.1V_{\text{DD}} \text{ to } 0.9V_{\text{DD}} \text{ or } 0.9V_{\text{DD}} \text{ to } 0.1V_{\text{DD}}, \\ C_{\text{LOAD}} = 20 p F \end{array}$	_	180	_	v/µs
OTTFALL	for I/O Ports	3V	SLEWCn[m+1, m]=10B (n=0,1, m=0 or 2 or 4 or 6),	_	29	_	V/µs
		5V	0.1V_{DD} to 0.9V_{DD} or 0.9V_{DD} to 0.1V_{DD}, C_{LOAD}=20pF	—	90	_	v/µs
		3V	SLEWCn[m+1, m]=11B (n=0,1, m=0 or 2 or 4 or 6),	—	15	_	1//110
		5V	0.1V <sub>DD</sub> to 0.9V <sub>DD</sub> or 0.9V <sub>DD</sub> to 0.1V <sub>DD</sub> , $C_{LOAD}$ =20pF	—	45	_	- V/µs
		3V	V <sub>OL</sub> =0.1V <sub>DD</sub> , DRVCCn[m]=0	1	2	_	mA
IOL	Sink Current for I/O Ports	5V	(n=0,1, m=0,1,,7)	2	4		mA
IOL		3V	Vol=0.1VDD, DRVCCn[m]=1	5	10		mA
		5V	(n=0,1, m=0,1,,7)	10	20		mA
		3V	V <sub>OL</sub> =0.9V <sub>DD</sub> , DRVCCn[m]=0	-1	-2		mA
Іон	Source Current for I/O Ports	5V	(n=0,1, m=0,1,,7)	-2	-4		mA
1011		3V	Vol=0.9Vdd, DRVCCn[m]=1	-1	-5		mA
		5V	(n=0,1, m=0,1,,7)	-5	-10		mA
		3V	l₀⊾=1mA, DRVCCn[m]=0 (n=0,1, m=0,1,,7)	—	_	0.3	V
Vol		5V	I <sub>oL</sub> =2mA, DRVCCn[m]=0 (n=0,1, m=0,1,,7)	—	-	0.5	V
VOL	Output Low Voltage for I/O Ports	3V	I₀∟=5mA, DRVCCn[m]=1 (n=0,1, m=0,1,,7)	_	-	0.3	V
		5V	I <sub>oL</sub> =10mA, DRVCCn[m]=1 (n=0,1, m=0,1,,7)	_	_	0.5	V
		3V	I <sub>OH</sub> =-1mA, DRVCCn[m]=0 (n=0,1, m=0,1,,7)	2.7	-	_	V
、 <i>/</i>		5V	I <sub>OH</sub> =-2mA, DRVCCn[m]=0 (n=0,1, m=0,1,,7)	4.5	-	_	V
Vон	Output High Voltage for I/O Ports	3V	I <sub>OH</sub> =-1mA, DRVCCn[m]=1 (n=0,1, m=0,1,,7)	2.7	-	_	V
		5V	I <sub>OH</sub> =-5mA, DRVCCn[m]=1 (n=0,1, m=0,1,,7)	4.5	_	_	V



# A.C. Characteristics

Cumple al	Demonster	Те	st Conditions	Min	Tur	Max	11
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
		2.2V~5.5V	f <sub>sys</sub> =f <sub>HXT</sub> =6MHz		6	—	MHz
	System Clock (HXT)	2.7V~5.5V	f <sub>sys</sub> =f <sub>Hxt</sub> =12MHz	_	12	—	MHz
		3.3V~5.5V	f <sub>sys</sub> =f <sub>Hxt</sub> =16MHz		16		MHz
fsys	System Clock (HIRC)	2.2V~5.5V	f <sub>sys</sub> =f <sub>нівс</sub> /2=6MHz, CKS[2:0]=001B	_	6		MHz
		2.7V~5.5V	f <sub>sys</sub> =f <sub>HIRC</sub> =12MHz		12		MHz
	System Clock (LXT)	2.2V~5.5V	f <sub>SYS</sub> =f <sub>LXT</sub> =32.768kHz		32.768	—	kHz
	System Clock (LIRC)	2.2V~5.5V	f <sub>sys</sub> =f <sub>LIRC</sub> =32kHz		32	_	kHz
		4.4V~5.25V	USB mode and CLKADJ=1, UDP/UDN plug in the HOST, Ta=-40°C~85°C	-0.25%	12	+0.25%	MHz
f <sub>HIRC</sub>	High Speed Internal RC		Ta=25°C	-2%	12	+2%	
THIRC	Oscillator (HIRC)	5V	Ta=0°C~70°C	-3%	12	+3%	MHz
			Ta=-40°C~85°C	-5%	12	+5%	]
		2.7V~5.5V	Ta=0°C~70°C	-7%	12	+7%	MHz
		2.70~5.50	Ta=-40°C~85°C	-10%	12	+10%	
		3V	Ta=25°C	-1%	32	+1%	kHz
f <sub>LIRC</sub>	Low Speed Internal RC Oscillator (LIRC)	30	Ta=-40°C~85°C	-10%	32	+10%	
		2.2V~5.5V	Ta=-40°C~85°C	-20%	32	+20%	kHz
t <sub>тск</sub>	STCK, PTCKn Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
t <sub>TPI</sub>	STPI, PTPnI Input Pin Minimum Pulse Width	—	_	0.3	_	_	μs
t <sub>int</sub>	External Interrupt Minimum Pulse Width	_	_	10	_		μs
t <sub>RES</sub>	External Reset Minimum Low Pulse Width	_	_	10	_		μs
		_	f <sub>SYS</sub> =f <sub>LXT</sub>		1024	_	tsys
	System Start-up Timer Period	_	f <sub>SYS</sub> =f <sub>HXT</sub> ~ f <sub>HXT</sub> /64		128	—	t <sub>sys</sub>
	(Wake-up from Power Down	_	f <sub>SYS</sub> =f <sub>HIRC</sub> ~ f <sub>HIRC</sub> /64		16	—	t <sub>sys</sub>
	Mode and f <sub>SYS</sub> Off or RES Pin Reset)	_	$f_{\text{PLL}} \text{ off} \rightarrow \text{on (PLLF=1)}$	_	2560	_	t <sub>PLL</sub> (48MHz
		_	fsys=f <sub>LIRC</sub>		2	_	tsys
t <sub>sst</sub>		_	$f_{HXT} \text{ off} \rightarrow \text{on (HXTF=1)}$		1024	_	t <sub>HXT</sub>
-001	System Start-up Timer Period		$f_{HIRC} \text{ off} \rightarrow \text{on (HIRCF=1)}$		16		t <sub>HIRC</sub>
	(Slow Mode $\leftrightarrow$ Normal Mode, or f <sub>H</sub> =f <sub>HIRC</sub> $\leftrightarrow$ f <sub>HXT</sub> , or f <sub>SUB</sub> =f <sub>LIRC</sub> $\leftrightarrow$ f <sub>LXT</sub> )	_	$f_{PLL} \text{ off} \rightarrow \text{on (PLLF=1)}$	_	2560		t <sub>PLL</sub> (48MHz
			$f_{LXT} \text{ off} \rightarrow \text{on } (LXTF=1)$	_	1024	_	t <sub>LXT</sub>
	System start-up timer period (wake-up from halt, f <sub>SYS</sub> on at	_	f <sub>SYS</sub> =f <sub>H</sub> ~ f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HXT</sub> or f <sub>HIRC</sub> or f <sub>PLL</sub>	_	2	_	tsys
	HALT state)	_	fsys=fLXT or fLIRC	_	2	_	tsys



Symbol	Demonster	Те	st Conditions	Min	Tup	Max	Unit	
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit	
t <sub>RSTD</sub>	System Reset Delay Time (Power-on Reset, LVR Hardware Reset, LVR Software Reset, WDT Software Reset)			25	50	100	ms	
	System Reset Delay Time (RES Pin Reset, WDT Time-out Hardware Cold Reset)	_	_	8.3	16.7	33.3	ms	

# **A/D Converter Electrical Characteristics**

Ta=-40°C~85°C, unless otherwise specify

Oursela al	Demonster		Test Conditions	Min	True	Mary	11
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Operating Voltage		_	2.2	_	5.5	V
V <sub>ADI</sub>	Input Voltage		_	0	_	$V_{REF}$	V
VREF	Reference Voltage	_	_	2	_	V <sub>DD</sub>	V
		3V	SAINS[3:0]=0000B,				
DNL	Differential Non-linearity	5V	SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs			±3	LSB
DINL		3V	SAINS[3:0]=0000B,		_	IS	LOD
		5V	SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				
		3V	SAINS[3:0]=0000B,				
INL	had a small black that a side a	5V	SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs				LSB
INL	Integral Non-linearity	3V	SAINS[3:0]=0000B,		_	±4	LSB
		5V	SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				
Lee	Additional Current Consumption for	3V	No load, t <sub>ADCK</sub> =0.5µs		0.2	0.4	mA
ADC	A/D Converter Enable	5V	NO IOAU, IADCK-0.5µS	—	0.3	0.6	mA
t <sub>ADCK</sub>	Clock Period	_	—	0.5	—	10	μs
t <sub>on2st</sub>	A/D Converter On-to-Start Time	_	_	4			μs
t <sub>ADC</sub>	Conversion Time (Including A/D Sample and Hold Time)	—	_	_	16	_	t <sub>adck</sub>
GERR	A/D Conversion Gain Error	3V	SAINS[3:0]=0000B,	-4	_	4	LSB
GERR	A/D Conversion Gain Error	5V	SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub>	-4		4	LSB
OSRR	A/D Conversion Offset Error	3V	SAINS[3:0]=0000B,	-4	—	+4	LSB
OSINI		5V	SAVRS[1:0]=01B, V <sub>REF</sub> =V <sub>DD</sub>	-4		+4	LSB
IPGA	Additional Current for PGA Enable	3V	No load		250	400	μA
II OA		5V		—	400	550	P 1
V <sub>CM</sub>	PGA Common Mode Voltage Range	3V	—	Vss+0.02	—	V <sub>DD</sub> -1.4	v
		5V	—	Vss+0.02	—	V <sub>DD</sub> -1.4	
Vor	PGA Maximum Output Voltage	3V	—	Vss+0.1	—	V <sub>DD</sub> -0.1	V
	Range	5V		V <sub>SS</sub> +0.1		V <sub>DD</sub> -0.1	



Symbol	Parameter		Test Conditions	Min.	Turn	Мах	Unit
Symbol	Parameter	VDD	Conditions	wiin.	Тур.	Max.	Unit
		2.2V~ 5.5V		-1.5%	2	+1.5%	V
V <sub>VR</sub>	Fix Voltage Output of PGA	3.2V~ 5.5V	V <sub>RI</sub> =V <sub>BGREF</sub> (PGAIS=1)	-1.5%	3	+1.5%	V
		4.2V~ 5.5V		-1.5%	4	+1.5%	V
I <sub>VR</sub>	V <sub>R</sub> Maximum Output Current	2.2V	V <sub>VR</sub> =2V, ΔV <sub>VR</sub> =-1%	100	200	_	μA

# LVR/LVD Electrical Characteristics

			Test Conditions				=25°0
Symbol	Parameter			Min.	Тур.	Max.	Unit
		VDD	Conditions				
		—	LVR enable, voltage select 2.1V	-5%	2.1	+5%	
V <sub>LVR</sub>	Low Voltage Reset Voltage	—	LVR enable, voltage select 2.55V	-5%	2.55	+5%	v
V LVR	Low voltage Reset voltage	—	LVR enable, voltage select 3.15V	-5%	3.15	+5%	v
		—	LVR enable, voltage select 3.8V	-5%	3.8	+5%	
		_	LVD enable, voltage select 2.0V	-5%	2.0	+5%	
		_	LVD enable, voltage select 2.2V	-5%	2.2	+5%	1
		_	LVD enable, voltage select 2.4V	-5%	2.4	+5%	
		_	LVD enable, voltage select 2.7V	-5%	2.7	+5%	v
VLVD	Low Voltage Detection Voltage	_	LVD enable, voltage select 3.0V	-5%	3.0	+5%	V
		_	LVD enable, voltage select 3.3V	-5%	3.3	+5%	
		_	LVD enable, voltage select 3.6V	-5%	3.6	+5%	1
		_	LVD enable, voltage select 4.0V	-5%	4.0	+5%	
		3V	LVD anable LVD anable VDCENTO		_	18	μA
		5V	LVD enable, LVR enable, VBGEN=0	_	20	25	μA
LVRLVDBG	Operating Current	3V		_		150	μA
		5V	LVD enable, LVR enable, VBGEN=1	-5% 2 -5% 2 -5% 2 -5% 3 -5% 3 -5% 3 -5% 4 -5% 4	180	200	μA
	LVDO Stable Time	_	For LVR enable, VBGEN=0, LVD off $\rightarrow$ on	-		15	μs
t <sub>LVDS</sub>		_	For LVR disable, VBGEN=0, LVD off $\rightarrow$ on	-	_	150	μs
t <sub>LVR</sub>	Minimum Low Voltage Width to Reset	_	—	120	240	480	μs
t <sub>LVD</sub>	Minimum Low Voltage Width to Interrupt	_	_	60	120	240	μs
I <sub>LVR</sub>	Additional Current for LVR Enable	_	LVD disable, VBGEN=0	_		24	μA
ILVD	Additional Current for LVD Enable	_	LVR disable, VBGEN=0	_	_	24	μA



Ta=25°C

# **Comparator Electrical Characteristics**

	All mea	surement is	under Cn+ input voltage=(V <sub>DI</sub>	D <b>-1.4)/2</b>	2 and r	emain co	onstant
Sumbol	Parameter		Test Condition	Min.	True	Max.	Unit
Symbol	Parameter	VDD	Conditions		Тур.	wax.	Unit
Vdd	Comparator Operating Voltage	—	—	2.2	—	5.5	V
ICMP	Comparator Operating Current	3V	—	_	—	200	
ICMP	Comparator Operating Current	5V	_	—	—	200	μA
Vos	Comparator Input Offact Valtage	3V	—	-10	—	+10	mV
VOS	Comparator Input Offset Voltage	5V	—	-10	—	+10	IIIV
		3V	Hysteresis enable CMPnHYEN=1	12	24	36	mV
V	Lhusteresia Width	SV	Hysteresis disable CMPnHYEN=0	0	0	5	mV
V <sub>HYS</sub>	Hysteresis Width		Hysteresis enable CMPnHYEN=1	20	40	60	mV
		5V	Hysteresis disable CMPnHYEN=0	0	0	5	mV
		3V	_	Vss	_	V <sub>DD</sub> -1.4	v
V <sub>CM</sub>	Input Common Mode Voltage Range	5V	_	Vss	_	V <sub>DD</sub> -1.4	v
•		3V	_	60	80		-ID
Aol	Comparator Open Loop Gain	5V	_	60	80	_	dB
		2.2V~5.5V	With 10mV overdrive	_	_	2	μs
t <sub>PD</sub>	Comparator Response Time	3V	With 100mV overdrive (Note)		200	400	
		5V		-	200	400	ns

Note: Measured with comparator one input pin at  $V_{CM}=(V_{DD}-1.4)/2$  while the other pin input transition from  $V_{SS}$  to  $(V_{CM}+100mV)$  or from  $V_{DD}$  to  $(V_{CM}-100mV)$ .

## **Memory Characteristics**

						Т	a=25°C
Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Falameter	VDD	Conditions		Typ.	Wax.	Unit
V <sub>RW</sub>	V <sub>DD</sub> for Read/Write	—	—	V <sub>DDmin</sub>	—	V <sub>DDmax</sub>	V
Flash Pr	ogram / Data EEPROM Memory						
t <sub>DEW</sub>	Erase/Write Cycle Time – Flash Program Memory	_		_	2	3	ms
	Write Cycle Time – Data EEPROM Memory	—	—	—	4	6	
IDDPGM	Programming/Erase current on VDD	—	_	_	_	5.0	mA
-	Cell Endurance – Flash Program Memory	—	_	10K	_		E/W
Eρ	Cell Endurance – Data EEPROM Memory	_	—	100K	_		E/W
t <sub>RETD</sub>	ROM Data Retention Time	—	Ta=25°C	_	40		Year
RAM Data Memory							
Vdr	RAM Data Retention Voltage	—	Device in SLEEP Mode	1.0	—		V



# **USB Electrical Characteristics**


Ta=25°C

Ourseland	Deveryoten		Test Conditions			Mary	Unit
Symbol	Parameter	VDD	Conditions	win.	тур.	wax.	Unit
		3V	fsys=f <sub>PLL</sub> =6MHz, No load,	_	4.5	9	mA
		5V	USB and PLL on, other peripherals off	—	9.5	15	mA
סס	Operating Current (USB)	3V	f <sub>sys</sub> =f <sub>PLL</sub> =12MHz, No load,	—	5	10	mA
100		5V	USB and PLL on, other peripherals off		10.5	16	IIIA
		5V	f <sub>SYS</sub> =f <sub>PLL</sub> =16MHz, No load, USB and PLL on, other peripherals off	_	11	9           15           10           16           18           450           330           3.6           +5%           12.5           1000           1.5           8              5	mA
	Suspend Current (USB)	5V	$ \begin{array}{l} f_{\text{H}} \; \text{off}, \; f_{\text{SUB}} \!=\! f_{\text{LIRC}} \; \text{or} \; f_{\text{LXT}} \; \text{on}, \; \text{SUSP2=0}, \\ \text{RCTRL=0}, \; \text{V33O} \; \text{on}, \; \text{No} \; \text{load}, \\ \text{MCU} \; \text{powered} \; \text{down}, \; \text{USB} \; \text{and} \; \text{PLL} \; \text{on}, \\ \text{other peripherals} \; \text{off} \end{array} $		11 360 240	450	μA
Isus	(IDLE0 Mode)	5V	$ \begin{array}{l} f_{\text{H}} \; \text{off}, \; f_{\text{SUB}} \!=\! f_{\text{LIRC}} \; \text{or} \; f_{\text{LXT}} \; \text{on}, \; \text{SUSP2=1}, \\ \text{RCTRL=1}, \; \text{V33O} \; \text{off}, \; \text{No} \; \text{load}, \\ \text{MCU} \; \text{powered} \; \text{down}, \; \text{USB} \; \text{and} \; \text{PLL} \; \text{on}, \\ \text{other peripherals} \; \text{off}, \end{array} $	_	240	330	μA
V <sub>V330</sub>	3.3V Regulator Output Voltage	5V	I <sub>v330</sub> =70mA	3.0	3.3	3.6	V
D	Pull-high Resistance of UDP to V33O	3.3V	—	-5%	1.5	+5%	kΩ
Rudp	Pull-high Resistance of UDP to UBUS	5V	RCTRL=1	5.9	4.5 9.5 5 10.5 11 360 240 3.3	12.5	kΩ
RUDPN	Pull-high Resistance of UDP/ UDN to UBUS	5V	PU=1	300	650	1000	kΩ
R <sub>PL</sub>	Pull-low Resistance of UBUS	5V	SUSP2=1, RUBUS=0	0.5	1	1.5	MΩ
Rod	Pull-high Resistance of OD0/ OD1 to VDD	5V	UMS[2:0]=001B	2	4.7	8	kΩ
I <sub>OL_OD</sub>	Sink Current of OD0/OD1	5V	UMS[2:0]=001B, V <sub>OL</sub> =0.1V <sub>DD</sub>	8	12	_	mA
VIH	Input High Voltage of OD0/OD1	5V	UMS[2:0]=001B, OD10/OD00=11B	2		5	V
VIL	Input Low Voltage of OD0/OD1	5V	UMS[2:0]=001B, OD10/OD00=11B	0	_	0.8	V

# **Power-on Reset Characteristics**

Ta=25°C

Symbol	Doromotor	Те	st Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	VDD	Conditions		Тур.	wax.	Unit
VPOR	V_DD Start Voltage to Ensure Power-on Reset	_	—	_	_	100	mV
RRPOR	V_DD Rising Rate to Ensure Power-on Reset	_		0.035	_	—	V/ms
t <sub>POR</sub>	Minimum Time for $V_{DD}$ Stays at $V_{POR}$ to Ensure Power-on Reset	_		1	_	_	ms






### System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of the device take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively, with the exception of branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

#### **Clocking and Pipelining**


The main system clock, derived from either a HXT, LXT, HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.



System Clocking and Pipelining



For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



Instruction Fetching

#### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. As the device memory capacity is greater than 8K words, the Program Memory address may be located in a certain program memory bank which is selected by the program memory bank pointer bits, PBP2~PBP0. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter						
Program Counter High Byte	PCL Register					
PBP2~PBP0, PC12~PC8	PCL7~PCL0					
,,						

#### **Program Counter**

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.




#### Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 12 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



#### Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA, LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA, LAND, LANDM, LOR, LORM, LXOR, LXORM, LCPL, LCPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC, LRR, LRRA, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC
- Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI, LSNZ, LSZ, LSZA, LSIZ, LSIZA, LSDZ, LSDZA




### Flash Program Memory

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

#### Structure

The Program Memory has a capacity of 48K×16 bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



Program Memory Structure

#### **Special Vectors**

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 0000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.




#### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the corresponding table read instruction such as "TABRD [m]" when the memory [m] is located in sector 0. If the memory [m] is located in other sectors, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]". When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register.

The accompanying diagram illustrates the addressing data flow of the look-up table.



#### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "1000H" which is located in ROM Bank 5 and refers to the start address of the specified page within the 48K words Program Memory of the device. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "B006H" or 6 locations after the start of the specified page. Note that the value for the table pointer is referenced to the first address of the present page pointed by the TBHP register if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m] instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.



#### Table Read Program Example

rombank 5 code5	
ds .section 'data'	
tempreg1 db?	; temporary register #1
tempreg2 db?	; temporary register #2
code0 .section 'code'	
mov a,06h	; initialise table pointer - note that this address is referenced
mov tblp,a	; to the last page or the page that tbhp pointed
mov a,0b0h	; initialise high table pointer
mov tbhp,a	
:	
:	
tabrd tempreg1	; data at program memory address "B006H" transferred to
	; tempreg1 and TBLH
dec tblp	; reduce value of table pointer by one
tabrd tempreg2	; data at program memory address "B005H" transferred to
	; tempreg2 and TBLH
	; in this example the data "1AH" is transferred to
	; tempreg1 and data "OFH" to tempreg2
	; the value "OOH" will be transferred to the high byte register TBLH
:	
:	
code5 .section `code'	
org 1000h	; sets initial address of specified page
dc 00Ah,00Bh,00Ch,00Dh	n,00Eh,00Fh,01Ah,01Bh

#### In Circuit Programming – ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, Holtek has provided a means of programming the microcontroller incircuit using a 4-pin interface. This provides manufactures with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufactures to easily keep their manufactured products supplied with the latest program releases without removal and reinsertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	UDN	Programming Serial Data/Address
ICPCK	RES	Programming Clock
VDD	VDD/HVDD & UBUS	Power Supply
VSS	VSS	Ground

The Program Memory and EEPROM Data Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply and one line for the reset. The technical details regarding the in-circuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the UDN and  $\overline{\text{RES}}$  pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: \* may be resistor or capacitor. The resistance of \* must be greater than  $300\Omega$  or the capacitance of \* must be less than 1nF.

#### **On-Chip Debug Support – OCDS**

There is an EV chip named HT66VB582 which is used to emulate the HT66FB582 device. The EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground



#### In Application Programming – IAP

Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. The provision of not only an IAP function but also an additional ISP function offers users the convenience of Flash Memory multi-programming features. The convenience of the IAP function is that it can execute the updated program procedure using its internal firmware, without requiring an external Program Writer or PC. In addition, the IAP interface can also be any type of communication protocol, such as UART or USB, using I/O pins. Regarding the internal firmware, the user can select versions provided by HOLTEK or create their own. The following section illustrates the procedures regarding how to implement the IAP firmware.

#### Flash Memory Read/Write Size

The flash memory Erase and Write operations are carried out in a page format while the Read operation is carried out in a word format. The page size and write buffer size are both assigned with a capacity of 128 words. Note that the Erase operation should be executed before the Write operation is executed.

When the Flash Memory Erase/Write Function is successfully enabled, the CFWEN bit will be set high. When the CFWEN bit is set high, the data can be written into the write buffer. The FWT bit is used to initiate the write process and then indicate the write operation status. This bit is set high by application programs to initiate a write process and will be cleared by hardware if the write process is finished.

The Read operation can be carried out by executing a specific read procedure. The FRDEN bit is used to enable the read function and the FRD bit is used to initiate the read process by application programs and then indicate the read operation status. When the read process is finished, this bit will be cleared by hardware.

Operations	Format					
Erase	128 words/page					
Write	128 words/time					
Read	1 word/time					
Note: Page size =Write buffer size=128 words.						


Erase Page	FARH	FARL [7]	FARL [6:0]
0	0000 0000	0	XXX XXXX
1	0000 0000	1	XXX XXXX
2	0000 0000	0	XXX XXXX
3	0000 0000	1	XXX XXXX
4	0000 0001	0	XXX XXXX
:	:	:	:
:	:	:	:
382	1011 1111	0	XXX XXXX
383	1011 1111	1	XXX XXXX

**IAP Read/Write Format** 

"x": don't care

**Erase Page Number and Selection** 





Flash Memory IAP Read/Write Structure

#### Write Buffer

The write buffer is used to store the written data temporarily when executing the write operation. The Write Buffer can be filled with written data after the Flash Memory Erase/Write Function has been successfully enabled by executing the Flash Memory Erase/Write Function Enable procedure. The write buffer can be cleared by configuring the CLWB bit in the FRCR register. The CLWB bit can be set high to enable the Clear Write Buffer procedure. When the procedure is finished this bit will be cleared to low by the hardware. It is recommended that the write buffer should be cleared by setting the CLWB bit high before the write buffer is used for the first time or when the data in the write buffer is updated.

The write buffer size is 128 words corresponding to a page. The write buffer address is mapped to a specific flash memory page specified by the memory address bits, A15~A7. The data written into the FD0L and FD0H registers will be loaded into the write buffer. When data is written into the high byte data register, FD0H, it will result in the data stored in the high and low byte data registers both being written into the write buffer. It will also cause the flash memory address to be incremented by one, after which the new address will be loaded into the FARH and FARL address registers. When the flash memory address reaches the page boundary, 1111111b of a page with 128 words, the address will now not be incremented but will stop at the last address of the page. At this point a new page address should be specified for any other erase/write operations.

After a write process is finished, the write buffer will automatically be cleared by the hardware. Note that the write buffer should be cleared manually by the application program when the data written into the flash memory is incorrect in the data verification step. The data should again be written into the write buffer after the write buffer has been cleared when the data is found to be incorrect during the data verification step.

#### IAP Flash Program Memory Registers

There are two address registers, four 16-bit data registers and two control registers. The address and data high byte registers together with the control registers are located in Sector 1 while other registers are located in Sector 0. Read and Write operations to the Flash memory are carried out using 16-bit data operations using the address and data registers and the control register. Several registers control the overall operation of the internal Flash Program Memory. The address registers are named FARL and FARH, the data registers are named FDnL and FDnH and the control registers are named FCR and FRCR. As the FARL and FDnL registers are located in Sector 0, they can be directly accessed in the same way as any other Special Function Register. The FARH, FDnH, FCR and FRCR registers, being located in Sector 1, can be addressed directly only using the

32



corresponding extended instructions or can be read from or written to indirectly using the MP1H/ MP1L or MP2H/MP2L Memory Pointer pairs and Indirect Addressing Register, IAR1 or IAR2.

				В	it			
Register Name	7	6	5	4	3	2	1	0
FCR	CFWEN	FMOD2	FMOD1	FMOD0	BWT	FWT	FRDEN	FRD
FRCR	D7	D6	—	D4	—	—	—	CLWB
FARL	A7	A6	A5	A4	A3	A2	A1	A0
FARH	A15	A14	A13	A12	A11	A10	A9	A8
FD0L	D7	D6	D5	D4	D3	D2	D1	D0
FD0H	D15	D14	D13	D12	D11	D10	D9	D8
FD1L	D7	D6	D5	D4	D3	D2	D1	D0
FD1H	D15	D14	D13	D12	D11	D10	D9	D8
FD2L	D7	D6	D5	D4	D3	D2	D1	D0
FD2H	D15	D14	D13	D12	D11	D10	D9	D8
FD3L	D7	D6	D5	D4	D3	D2	D1	D0
FD3H	D15	D14	D13	D12	D11	D10	D9	D8

#### **IAP Registers List**

#### • FARL Register

Bit	7	6	5	4	3	2	1	0
Name	A7	A6	A5	A4	A3	A2	A1	A0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  Flash Memory Address bit  $7 \sim bit 0$ 

#### FARH Register

Bit	7	6	5	4	3	2	1	0
Name	A15	A14	A13	A12	A11	A10	A9	A8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 Flash Memory Address bit  $15 \sim bit 8$ 

#### FD0L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 The first Flash Memory data word bit 7 ~ bit 0

Note that data written into the low byte data register FD0L will only be stored in the FD0L register and not loaded into the lower 8-bit write buffer.



#### • FD0H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  The first Flash Memory data word bit  $15 \sim bit 8$ 

Note that when 8-bit data is written into the high byte data register FD0H, the whole 16-bits of data stored in the FD0H and FD0L registers will simultaneously be loaded into the 16-bit write buffer after which the contents of the Flash memory address register pair, FARH and FARL, will be incremented by one.

#### • FD1L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 The second Flash Memory data word bit 7 ~ bit 0

#### FD1H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  The second Flash Memory data word bit  $15 \sim bit 8$ 

#### FD2L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 The third Flash Memory data word bit 7 ~ bit 0

#### • FD2H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  The third Flash Memory data word bit  $15 \sim bit 8$ 

#### FD3L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 The fourth Flash Memory data word bit 7 ~ bit 0



#### FD3H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  The fourth Flash Memory data word bit  $15 \sim bit 8$ 

#### FCR Register

Bit	7	6	5	4	3	2	1	0
Name	CFWEN	FMOD2	FMOD1	FMOD0	BWT	FWT	FRDEN	FRD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7

# **CFWEN**: Flash Memory Erase/Write function enable control

0: Flash memory erase/write function is disabled

1: Flash memory erase/write function has been successfully enabled When this bit is cleared to "0" by application program, the Flash memory erase/write

function is disabled. Note that this bit cannot be set high by application programs. Writing a "1" into this bit results in no action. This bit is used to indicate the Flash memory erase/write function status. When this bit is set to "1" by the hardware, it means that the Flash memory erase/write function is enabled successfully. Otherwise, the Flash memory erase/write function is disabled if the bit is zero.

Bit 6~4 FMOD2~FMOD0: Flash memory Mode selection

- 000: Write Mode
- 001: Page erase Mode
- 010: Reserved
- 011: Read Mode
- 100: Reserved
- 101: Reserved
- 110: Flash memory Erase/Write function Enable Mode
- 111: Reserved

These bits are used to select the Flash Memory operation modes. Note that the "Flash memory Erase/Write function Enable Mode" should first be successfully enabled before the Erase or Write Flash memory operation is executed.

#### Bit 3 BWT: Flash memory Erase/Write function enable procedure Trigger

0: Erase/Write function enable procedure is not triggered or procedure timer times out

1: Erase/Write function enable procedure is triggered and procedure timer starts to count

This bit is used to activate the flash memory Erase/Write function enable procedure and an internal timer. It is set by the application programs and then cleared by the hardware when the internal timer times out. The correct patterns must be written into the FD1L/FD1H, FD2L/FD2H and FD3L/FD3H register pairs respectively as soon as possible after the BWT bit is set high.

Bit 2 **FWT**: Flash memory write initiate control 0: Do not initiate Flash memory write or indicating that a Flash memory write process has completed

1: Initiate Flash memory write process

This bit is set by software and cleared by the hardware when the Flash memory write process has completed. Note that all CPU operations will temporarily cease when this bit is set to "1".

#### Bit 1 FRDEN: Flash memory read enable control

- 0: Flash memory read disable
- 1: Flash memory read enable



This is the Flash memory Read Enable Bit which must be set high before any Flash memory read operations are carried out. Clearing this bit to zero will inhibit Flash memory read operations.

Bit 0 FRD: Flash memory read initiate control

0: Do not initiate Flash memory read or indicating that a Flash memory read process has completed

1: Initiate Flash memory read process

This bit is set by software and cleared by the hardware when the Flash memory read process has completed. Note that all CPU operations will temporarily cease when this bit is set to "1".

Note: The FWT, FRDEN and FRD bits cannot be set to "1" at the same time with a single instruction.

#### FRCR Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	—	D4	—	—	—	CLWB
R/W	R/W	R	—	R/W	—	—	—	R/W
POR	0	0	—	0	—	—	—	0

- Bit 7 **D7**: Reserved bit, cannot be used and must be fixed at "0"
- Bit 6 **D6**: Reserved bit
- Bit 5 Unimplemented, read as "0".
- Bit 4 **D4**: Reserved bit, cannot be used and must be fixed at "0"
- Bit 3~1 Unimplemented, read as "0".
- Bit 0 CLWB: Flash memory Write Buffer Clear control
  - 0: Do not initiate a Write Buffer Clear process or indicating that a Write Buffer Clear process has completed
  - 1: Initiate Write Buffer Clear process

This bit is set by software and cleared by hardware when the Write Buffer Clear process has completed.

#### Flash Memory Erase/Write Flow


It is important to understand the Flash memory Erase/Write flow before the Flash memory contents are updated. Users can refer to the corresponding operation procedures when developing their IAP program to ensure that the flash memory contents are correctly updated.

Flash Memory Erase/Write flow descriptions:

- 1. Activate the "Flash Memory Erase/Write function enable procedure" first. When the Flash Memory Erase/Write function is successfully enabled, the CFWEN bit in the FCR register will automatically be set high by hardware. After this, Erase or Write operations can be executed on the Flash memory. Refer to the "Flash Memory Erase/Write Function Enable Procedure" for details.
- 2. Configure the flash memory address to select the desired erase page and then erase this page.
- 3. Execute a Blank Check operation to ensure whether the page erase operation is successful or not. The "TABRD" instruction should be executed to read the flash memory contents and to check if the contents is 0000h or not. If the flash memory page erase operation fails, users should go back to Step 2 and execute the page erase operation again.



- 4. Write data into the specific page. Refer to the "Flash Memory Write Procedure" for details.
- 5. Execute the "TABRD" instruction to read the flash memory contents and check if the written data is correct or not. If the data read from the flash memory is different from the written data, it means that the page write operation has failed. The CLWB bit should be set high to clear the write buffer and then write the data into the specific page again if the write operation has failed.
- 6. Clear the CFWEN bit to disable the Flash Memory Erase/Write function enable mode if the current page Erase and Write operations are complete if no more pages need to be erased or written.



#### Flash Memory Erase/Write Flow

Note : The Flash Memory Erase/Write Function Enable procedure and Flash Memory Write procedure will be described in the following sections.



#### Flash Memory Erase/Write Function Enable Procedure


The Flash Memory Erase/Write Function Enable Mode is specially designed to prevent the flash memory contents from being wrongly modified. In order to allow users to change the Flash memory data using the IAP control registers, users must first enable the Flash memory Erase/Write function.

Flash Memory Erase/Write function enable procedure description:

- 1. Write data "110" to the FMOD [2:0] bits in the FCR register to select the Flash Memory Erase/ Write Function Enable Mode.
- 2. Set the BWT bit in the FCR register to "1" to activate the Flash Memory Erase/Write Function. This will also activate an internal timer.
- 3. Write the correct data pattern into the Flash data registers, FD1L~FD3L and FD1H~FD3H, as soon as possible after the BWT bit is set high. The enable Flash memory erase/write function data pattern is 00H, 0DH, C3H, 04H, 09H and 40H corresponding to the FD1L~FD3L and FD1H~FD3H registers respectively.
- 4. Once the timer has timed out, the BWT bit will automatically be cleared to "0" by hardware regardless of the input data pattern.
- 5. If the written data pattern is incorrect, the Flash memory erase/write function will not be enabled successfully and the above steps should be repeated. If the written data pattern is correct, the Flash memory erase/write function will be enabled successfully.
- 6. Once the Flash memory erase/write function is enabled, the Flash memory contents can be updated by executing the page erase and write operations using the IAP control registers.

To disable the Flash memory erase/write function, the CFWEN bit in the FCR register can be cleared. There is no need to execute the above procedure.





Flash Memory Erase/Write Function Enable Procedure

#### **Flash Memory Write Procedure**

After the Flash memory erase/write function has been successfully enabled as the CFWEN bit is set high, the data to be written into the flash memory can be loaded into the write buffer. The selected flash memory page data should be erased by properly configuring the IAP control registers before the data write procedure is executed.

The write buffer size is 128 words, known as a page, whose address is mapped to a specific flash memory page specified by the memory address bits, A15~A7. It is important to ensure that the page where the write buffer data is located is the same one which the memory address bits, A15~A7, specify.

#### Flash Memory Consecutive Write Description

The maximum amount of write data is 128 words for each write operation. The write buffer address will be automatically incremented by one when consecutive write operations are executed. The start address of a specific page should first be written into the FARL and FARH registers. Then the data word should first be written into the FD0L register and then the FD0H register. At the same time the write buffer address will be incremented by one and then the next data word can be written into the FD0L and FD0H registers for the next address without modifying the address register pair, FARH and FARL. When the write buffer address reaches the page boundary the address will not be further incremented but will stop at the last address of the page.

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operations if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.

Go to step 2 if the erase operation is not successful.

Go to step 4 if the erase operation is successful.


- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired start address in the FARH and FARL registers. Write the desired data words consecutively into the FD0L and FD0H registers within a page as specified by their consecutive addresses. The maximum written data number is 128 words.
- 6. Set the FWT bit high to write the data words from the write buffer to the flash memory. Wait until the FWT bit goes low.
- Verify the data using the table read instruction to ensure that the write operation has successfully completed.

If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.

Go to step 8 if the write operation is successful.

8. Clear the CFWEN bit low to disable the Flash memory erase/write function.







Note: When the FWT bit is set to "1" all CPU operations will temporarily cease.

#### Flash Memory Non-Consecutive Write Description

The main difference between Flash Memory Consecutive and Non-Consecutive Write operations is whether the data words to be written are located in consecutive addresses or not. If the data to be written is not located in consecutive addresses the desired address should be re-assigned after a data word is successfully written into the Flash Memory.

A two data word non-consecutive write operation is taken as an example here and described as follows:

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operation if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.

Go to step 2 if the erase operation is not successful.

Go to step 4 if the erase operation is successful.

- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired address ADDR1 in the FARH and FRARL registers. Write the desired data word DATA1 first into the FD0L register and then into the FD0H register.
- 6. Set the FWT bit high to transfer the data word from the write buffer to the flash memory. Wait until the FWT bit goes low.
- 7. Verify the data using the table read instruction to ensure that the write operation has successfully completed.

If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.

Go to step 8 if the write operation is successful.


- Setup the desired address ADDR2 in the FARH and FRARL registers. Write the desired data word DATA2 first into the FD0L register and then into the FD0H register.
- 9. Set the FWT bit high to transfer the data word from the write buffer to the flash memory. Wait until the FWT bit goes low.

Verify the data using the table read instruction to ensure that the write operation has successfully completed.

If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 8.

- 10. Go to step 11 if the write operation is successful.
- 11. Clear the CFWEN bit low to disable the Flash memory erase/write function.








Note: When the FWT bit is set to "1" all CPU operations will temporarily cease.

#### Important Points to Note for Flash Memory Write Operations

- 1. The "Flash Memory Erase/Write Function Enable Procedure" must be successfully activated before the Flash Memory erase/write operation is executed.
- 2. The Flash Memory erase operation is executed to erase a whole page.
- 3. The whole write buffer data will be written into the flash memory in a page format. The corresponding address cannot exceed the page boundary.
- 4. Bit  $7 \sim$  bit 1 in the FRCR register must remain at "0" to avoid unpredictable errors during the IAP supported operations.
- 5. After the data is written into the flash memory the flash memory contents must be read out using the table read instruction, TABRD, and checked if it is correct or not. If the data written into the flash memory is incorrect, the write buffer should be cleared by setting the CLWB bit high and then writing the data again into the write buffer. Then activate a write operation on the same flash memory page without erasing it. The data check, buffer clear and data re-write steps should be repeatedly executed until the data written into the flash memory is correct.
- 6. The system frequency should be setup to the maximum application frequency when data write and data check operations are executed using the IAP function.

#### Flash Memory Read Procedure

To activate the Flash Memory Read procedure, the FMOD field should be set to "011" to select the flash memory read mode and the FRDEN bit should be set high to enable the read function. The desired flash memory address should be written into the FARH and FARL registers and then the FRD bit should be set high. After this the flash memory read operation will be activated. The data stored in the specified address can be read from the data registers, FD0H and FD0L, when the FRD bit goes low. There is no need to first activate the Flash Memory Erase/Write Function Enable Procedure before the flash memory read operation is executed.



Note: When the FRD bit is set to "1" all CPU operations will temporarily cease.




#### In System Programming – ISP

As an additional convenience, Holtek has provided a means of programming the microcontroller in-system using a two-line USB interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the microcontroller device.

The Program Memory can be programmed serially in-system using the USB interface, namely using the UDN and UDP pins. The power is supplied by the UBUS pin. The technical details regarding the in-system programming are beyond the scope of this document and will be supplied in supplementary literature. The Flash Program Memory Read/Write function is implemented using a series of registers.

#### **ISP Bootloader**

An ISP Bootloader function is provided to upgrade the software in the Flash memory. The user can utilise either the ISP Bootloader application software provided by the Holtek IDE tools or to create their own Bootloader software. When the Holtek Bootloader software is selected note that it will occupy an area of 0.5K capacity area in the Flash memory. The accompanying diagram illustrates the Flash memory structure including the Holtek Bootloader software.



Flash Memory Structure including Bootloader



# **Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.


Categorized into two types, the first of these is an area of RAM, known as the Special Function Data Memory. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

Switching between the different Data Memory sectors is achieved by properly setting the Memory Pointers to correct value if using the indirect addressing method.

### Structure

The Data Memory is subdivided into several sectors, all of which are implemented in 8-bit wide RAM. Each of the Data Memory Sector is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH.

Special Purpose Data Memory	General Purpose Data Memory				
Located Sectors	Capacity	Sector: Address			
0, 1	1024×8	0: 80H~FFH 1: 80H~FFH :			
		6: 80H~FFH 7: 80H~FFH			



**Data Memory Summary** 

Data Memory Structure



# Data Memory Addressing

For the device that supports the extended instructions, there is no Bank Pointer for Data Memory. The Bank Pointer, PBP, is only available for Program Memory. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the corresponding instruction which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has 11 valid bits for this device, the high byte indicates a sector and the low byte indicates a specific address.

#### **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

### **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



00H         IAR0         000000000000000000000000000000000000		Sector 0	Sector 1
02HIAR103HMP1L04HMP1H05HACC06HPCL07HTBLP08HTBHP0AHSTATUSSLEWC00BHPBPSLEWC10CHIAR20CHMP2LVBGRC0EHMP2HMP2HMFI00FHRSTFCMF1110HINTC00FHRSTFC11HINTC112H11HINTC213HPAC15HPAC0AHPBPU16HPAPU0BHPBC17HPAWUEG018HPAWUEG117HPAWUEG118HPBPU19HPB16HPCPU17HPAWUEG118HPBPU18HPBPU18HPBPU18HPCPU18HPCPU18HPCPU18HPCPU18HPCPU20HPCWU18HPCPU20HPCWU21HPE22HPEC23HPEPU24HPENU25HSPIAC128HLVRC28HLVRC28HUCR120HTXR_RXR28HUCR220HTXR_RXR28HSTMC131HSTMC131HSTMC131HSTMAH <td>00H</td> <td></td> <td></td>	00H		
03HMP1L04HMP1H05HACC06HPCL07HTBLP08HTBHP09HBEHP0AHSTATUSSLEWC10CHIAR20EHMP2LVBGRC0EHMP2HMFI00FHRSTFCMF1110HINTC0MF1211HINTC1MF1312HINTC2MF1413HINTC3MF1514HPACDRVCC016HPAPUDRVCC117HPAWUEG1INTEG19HPBPD16HPACPRVUPDVU17HPAWUEG1INTEG19HPBPDU1CHPBVUPDVU1DHPCPF1EHPCPUPFPU20HPEPU21HPE22HPEC23HPEPU24HPEWU25HSPIAC1PAS127HSPIAD28HUVRC28H28HUVRC28H29HLVDC20D20H31H31H31H	01H	MP0	
04H MP1H 05H ACC 06H PCL 07H TBLP 08H TBHP 09H TBHP 09H TBHP 04H STATUS SLEWC0 0BH PBP SLEWC1 0CH IAR2 SLEWC2 0DH MP2L VBGRC 0EH MP2H MFI0 0FH RSTFC MFI1 10H INTC0 MFI2 11H INTC1 MFI3 12H INTC2 MFI4 13H INTC3 MFI5 14H PA PMPS 15H PAC DRVCC0 16H PAPU DRVCC1 17H PAWUEG0 IFS 18H PAWUEG1 INTEG 19H PB PD 1AH PBC PDC 18H PBPU PDPU 1CH PBWU PDWU 1DH PC PF 18H PBPU PDPU 1CH PBWU PDWU 1DH PC PF 18H PBPU PDFU 1CH PBWU PDWU 1DH PC PF 18H PBC PDC 18H PBPU PDFU 1CH PBWU PDWU 1DH PC PF 18H PBC PDC 18H PBPU PDFU 20H PCWU PFWU 21H PE 23H PEPU 24H PEC 23H PEPU 24H PEC 23H PEPU 24H PEWU 25H SPIAC0 PAS0 26H SPIAC1 PAS1 27H SPIAD PBS0 28H LVRC PBS1 27H SPIAD PBS0 28H LVRC PBS1 29H LVDC PCS0 2AH USR PCS1 29H LVDC PCS0 24H STMDH 33H STMDL 34H STMAL 34H STMAL 34H STMAH 34H STMAH 34H PTM0AL PTM1AH 34H PTM0AL PTM1AH 34H PTM0AH PTM1AH 34H PTM0AH PTM1RPH 34H PTM0AH PTM1RPH 34H EEAL EEC	-		
05HACC06HPCL07HTBLP08HTBLH09HTBHP0AHSTATUS0EWC10CH0CHIAR20EHMP2LVBGRC0EHMP2L0FHRSTFCMFI110HINTC00FHRSTFC11HINTC112HINTC213HINTC315HPAC0FC0IFS18HPAWUEG117HPAWUEG018HPAC07C1PF18HPAWUEG119HPB07CPF16HPCC17HPBWU16HPBPU16HPCU17HPBU18HPAC18HPAC18HPAS18HPAWUEG119HPB19HPB16HPCC17HPBVU17HPBU17HPCU18HPCS18HPCS19HPC19HPE20HPCVU10HPC10HPC10HPC11HPC11HPC12HPE22HPEC23HPEPU24HPEVU25HSPIAC126HSPIAC127HSPIAD28HUCR128HUCR1 <t< td=""><td></td><td></td><td></td></t<>			
06HPCL07HTBLP08HTBLH09HTBHP0AHSTATUSSLEWC10CHIAR20CHMP2L0CHMP2L0FHRSTFCMFI110HINTC00FHRSTFC11HINTC111HINTC211HINTC315HPAC0FNVCC016HPAPU17HPAWUEG117HPAWUEG118HPAC18HPAWUEG118HPBPU19HPB16HPDC18HPBPU18HPDU18HPBPU18HPC18HPC18HPEC28HPCU29HPCWU20HPCWU21HPE23HPEPU24HPEWU25HSPIAC126HSPIAC127HSPIAD28HLVRC28HLVRC28HUCR129HLVDC20HTXR_RXR29HLVDC20HTXR_RXR20HTXR_RXR21HPTM00121HPTM02121HSTMC133HSTMAL34HSTMAH35HSTMRP36HPTM00L37HPTM02H38HPTM0AH39HPTM0AH39HPTM0AH	-		
07HTBLP08HTBLH09HTBHP0AHSTATUS0BHPBPSLEWC10CHIAR20CHMP2L0EHMP2L0FHRSTFCMFI110HINTC00FHRSTFCMFI211HINTC111H12HINTC213HINTC316HPAC07HPAWUEG017HPAWUEG117HPAWUEG118HPBC19HPB19HPB16HPAVU17HPAWUEG118HPBU18HPBU19HPC18HPEV20HPCWU19HPE21HPEC22HPEC23HPEPU24HPEC23HPEPU24HPEC25HSPIAC126HSPIAC127HSPIAD28HLVRC28HLVRC28HUCR129HLVDC20HTXR_RXR20HTXR_RXR20HTXR_RXR21HPTM00121HPTM02121HSTMC131HSTMAL33HSTMAL34HSTMAH35HSTMRP36HPTM02H37HPTM02H38HPTM0AL38HPTM0AL39H<			
08HTBLH09HTBHP0AHSTATUSSLEWC00BHPBPSLEWC10CHIAR2SLEWC20DHMP2LVBGRC0EHMP2HMFI00FHRSTFCMFI110HINTC0MFI211HINTC1MFI312HINTC2MFI413HINTC3MFI514HPAPMPS15HPACDRVCC016HPAPUDRVCC117HPAWUEG1INTEG19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEPU24HPE25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR2PDS12HSTMC131HSTML132HSTMC133HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C138HPTM0DLPTM1AL38HPTM0AHPTM1AH3CHPTM0RPHPTM1RPH3BHPTM0RPHPTM1RPH3HEEAL <td< td=""><td></td><td></td><td></td></td<>			
09HTBHP0AHSTATUSSLEWC00BHPBPSLEWC10CHIAR2SLEWC20DHMP2LVBGRC0EHMP2HMFI00FHRSTFCMFI110HINTC0MFI211HINTC1MFI312HINTC2MFI413HINTC3MFI514HPAPMPS15HPACDRVCC016HPAPUDRVCC117HPAWUEG0IFS18HPAWUEG1INTEG19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEPU24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC131HSTMC131HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C138HPTM0ALPTM1AL38HPTM0AHPTM1AH3CH	-		
OBHPBPSLEWC1OCHIAR2SLEWC2ODHMP2LVBGRCOEHMP2HMFI0OFHRSTFCMFI110HINTC0MFI211HINTC1MFI312HINTC2MFI413HINTC3MFI514HPAPMPS15HPACDRVCC016HPAPUDRVCC117HPAWUEG0IFS18HPAWUEG1INTEG19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEPU24HPEVU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC131HSTMAL34HSTMAH35HSTMC136HPTM0C1PTM1C137HPTM0DLPTM12L39HPTM0AHPTM1AH3CHPTM0RPHPTM1RPH3HEEALEEC			
OCHIAR2SLEWC2ODHMP2LVBGRCOEHMP2HMFI0OFHRSTFCMFI110HINTC0MFI211HINTC1MFI312HINTC2MFI413HINTC3MFI514HPAPMPS15HPACDRVCC016HPAPUDRVCC117HPAWUEG0IFS18HPAWUEG1INTEG19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDPU1CHPBWUPDPU1CHPBWUPFVU20HPCCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE22HPEC23HPEPU24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12FHSTMC030HSTMC131HSTMAL34HSTMAL35HSTMRP36HPTMOC1PTM1C138HPTM0DHPTM1AH3CHPTM0RPLPTM1AH3CHPTM0RPLPTM1AH3CHPTM0RPLPTM1AH <td< td=""><td>0AH</td><td>STATUS</td><td>SLEWC0</td></td<>	0AH	STATUS	SLEWC0
ODHMP2LVBGRC0EHMP2HMFI00FHRSTFCMFI110HINTC0MFI211HINTC1MFI312HINTC2MFI413HINTC3MFI514HPAPMPS15HPACDRVCC016HPAPUDRVCC117HPAWUEG0IFS18HPAWUEG1INTEG19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE22HPEC23HPEPU24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPES129HLVDCPCS120HTXR_RXRPES022HBEGPES12FHSTMC030HSTMC131HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C037HPTM0C1PTM1AL38HPTM0ALPTM1AH36HPTM0RPLPTM1AH36HPTM0RPLPTM1RPL30HPTM0RPLPTM1RPL30HPTM0RPLPTM1RPH36HPTM0RPLPTM1RPH36HPTM0RPL	0BH	PBP	SLEWC1
0EHMP2HMFI00FHRSTFCMFI110HINTC0MFI211HINTC1MFI312HINTC2MFI413HINTC3MFI514HPAPMPS15HPACDRVCC016HPAPUDRVCC117HPAWUEG0IFS18HPAWUEG1INTEG19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEPU24HPEC23HPEPU25HSPIAC1PAS127HSPIADPBS028HLVRCPES129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMAL34HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C138HPTM0AHPTM1AH36HPTM0AHPTM1AH36HPTM0AHPTM1AH36HPTM0AHPTM1RPL30HPTM0RPLPTM1RPL30HPTM0AHPTM1AH <td>0CH</td> <td>IAR2</td> <td>SLEWC2</td>	0CH	IAR2	SLEWC2
OFHRSTFCMFI110HINTC0MFI211HINTC1MFI312HINTC2MFI413HINTC3MFI514HPAPMPS15HPACDRVCC016HPAPUDRVCC117HPAWUEG0IFS18HPAWUEG1INTEG19HPBPD1AHPBCPDC18HPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEPU24HPEC25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR2PDS12BHUCR2PDS12BHSTMC0A30HSTMC131H31HSTMAL33HSTMAL34HSTMAH35HSTMRP36HPTMODLPTM1C138HPTM0ALPTM1AL38HPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPH3HEEALEEC	-		
10HINTC0MFI211HINTC1MFI312HINTC2MFI413HINTC3MFI514HPAPMPS15HPACDRVCC016HPAPUDRVCC117HPAWUEG0IFS18HPAWUEG1INTEG19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEPU24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C037HPTM0DLPTM1DL38HPTM0ALPTM1AL38HPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPH3EHEEALEEC	-		
11HINTC1MFI312HINTC2MFI413HINTC3MFI514HPAPMPS15HPACDRVCC016HPAPUDRVCC117HPAWUEG0IFS18HPAWUEG1INTEG19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEPU24HPEU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C037HPTM0C1PTM1C138HPTM0ALPTM1AH36HPTM0ALPTM1AH36HPTM0AHPTM1RPL30HPTM0AHPTM1RPL30HPTM0RPLPTM1RPH36HPTM0RPLPTM1RPH36HPTM0RPLPTM1RPH36HPTM0RPLPTM1RPH36HPTM0RPHPTM1RPH <td></td> <td>-</td> <td></td>		-	
12HINTC2MFI413HINTC3MFI514HPAPMPS15HPACDRVCC016HPAPUDRVCC117HPAWUEG0IFS18HPAWUEG1INTEG19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEPU24HPEC23HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C037HPTM0DLPTM1DL39HPTM0ALPTM1AH36HPTM0ALPTM1AH36HPTM0ALPTM1RPL30HPTM0RPLPTM1RPH36HPTM0RPLPTM1RPH36HPTM0RPLPTM1RPH36HPTM0RPLPTM1RPH36HPTM0RPLPTM1RPH	-		
13HINTC3MFI514HPAPMPS15HPACDRVCC016HPAPUDRVCC117HPAWUEG0IFS18HPAWUEG1INTEG19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEPU24HPEC23HPEPU24HPEC23HPEPU24HPEC23HSPIAC026HSPIAC127HSPIAD28HLVRC28HUCR129HLVDC20HTXR_RXR28HUCR129HLVDC20HTXR_RXR28HUCR129HSTMC030HSTMC131HSTMAL34HSTMAL34HSTMAL34HSTMAL34HSTMAL34HPTMODL36HPTMOC1PTM1DL39HPTMOAH38HPTMOAH38HPTMOAH38HPTMORPL30HPTM1AH3CHPTM0RPL3DHPTM0RPH3DHPTM0RPH3DHPTM0RPH		-	
14HPAPMPS15HPACDRVCC016HPAPUDRVCC117HPAWUEG0IFS18HPAWUEG1INTEG19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE22HPEC23HPEPU24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPES129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030H31HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C037HPTM0C1PTM1C138HPTM0ALPTM1AL38HPTM0ALPTM1AL38HPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPH3EHEEALEEC		-	
15HPACDRVCC016HPAPUDRVCC117HPAWUEG0IFS18HPAWUEG1INTEG19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEPU24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPES129HLVDCPCS128HUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C037HPTM0C1PTM1C138HPTM0ALPTM1AL38HPTM0ALPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPH3EHEEALEEC	-		-
17HPAWUEG0IFS18HPAWUEG1INTEG19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEPU24HPEC25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPDS129HUVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12BHSTMC0STMC131HSTMC131HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C037HPTM0DLPTM1DL39HPTM0ALPTM1AL38HPTM0ALPTM1AL38HPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPH3EHEEALEEC			
18HPAWUEG1INTEG19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEPU24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C037HPTM0C1PTM1C138HPTM0ALPTM1AL38HPTM0ALPTM1AH3CHPTM0AHPTM1AH3CHPTM0AHPTM1RPL3DHPTM0AHPTM1AH3CHPTM0RPLPTM1RPH3BHPTM0AHPTM1RPH3BHPTM0AHPTM1RPH3BHEEALEEC	16H	PAPU	DRVCC1
19HPBPD1AHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEPU24HPEWU25HSPIAC026HSPIAC1PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C037HPTM0DLPTM1C138HPTM0ALPTM1AL38HPTM0ALPTM1AH3CHPTM0AHPTM1AH3CHPTM0AHPTM1RPL3DHPTM0AHPTM1AH3CHPTM0RPLPTM1RPH3BHPTM0AHPTM1RPH3CHPTM0RPLPTM1RPH3CHPTM0RPLPTM1RPH3CHPTM0RPHPTM1RPH	17H	PAWUEG0	IFS
IAHPBCPDC1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE22HPEC23HPEPU24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030H30HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C037HPTM0C1PTM1C138HPTM0ALPTM1AL38HPTM0AHPTM1AH3CHPTM0RPLPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPH3EHEEALEEC	18H		INTEG
1BHPBPUPDPU1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCPUPFWU21HPE22HPEC23HPEPU24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030H30HSTMAL34HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C037HPTM0C1PTM1C138HPTM0ALPTM1AL38HPTM0ALPTM1AL38HPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPL3DHPTM0RPHPTM1RPH3EHEEALEEC			. –
1CHPBWUPDWU1DHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE22HPEC23HPEPU24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPGS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030H31HSTMAL34HSTMAL35HSTMRP36HPTM0C1PTM1C037HPTM0C1PTM1C138HPTM0ALPTM1AL38HPTM0ALPTM1AL38HPTM0ALPTM1AH3CHPTM0RPLPTM1AH3CHPTM0RPLPTM1AH3CHPTM0RPLPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPH3EHEEALEEC		-	-
IDHPCPF1EHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEPU24HPEC25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMAL34HSTMAH35HSTMRP36HPTM0C0PTM1C037HPTM0DLPTM1DL39HPTM0ALPTM1AL38HPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPH3EHEEALEEC		-	-
IEHPCCPFC1FHPCPUPFPU20HPCWUPFWU21HPE23HPEC23HPEVU24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C037HPTM0DLPTM1DL39HPTM0ALPTM1AL38HPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPH3EHEEALEEC	-	-	. =
1FHPCPUPFPU20HPCWUPFWU21HPE23HPEC23HPEPU24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C037HPTM0DLPTM1DL39HPTM0ALPTM1AL38HPTM0ALPTM1AL3BHPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPH			
20HPCWUPFWU21HPE22HPEC23HPEPU24HPEWU25HSPIAC026HSPIAC127HSPIAD28HLVRC28HLVRC28HUCR120HSTMC120HTXR_RXR20HTXR_RXR20HSTMC130HSTMC131HSTMDL32HSTMDH33HSTMAL36HPTM0C137HPTM0D19HPTM0D19HPTM0D19HPTM0AH9HPTM0AH9HPTM0AH30HPTM1RPL30HPTM0PL30HPTM0AH30HPTM1AH30HPTM0AH30HPTM1PL30HPTM0PH30HPTM0AH30HPTM1RPL30HPTM0RPL30HPTM1RPH30HPTM0RPH30HPTM1RPH			_
22HPEC23HPEPU24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMAL34HSTMAL35HSTMRP36HPTM0C1PTM1C037HPTM0D1PTM1DL39HPTM0DHPTM1DL39HPTM0ALPTM1AL3BHPTM0ALPTM1AL3BHPTM0AHPTM1AH3CHPTM0RPLPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPH3EHEEALEEC		PCWU	-
23HPEPU24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030H30HSTMAL34HSTMAH35HSTMRP36HPTM0C1PTM1C037HPTM0DLPTM1DL39HPTM0DHPTM1DL39HPTM0ALPTM1AL3BHPTM0AHPTM1AH3CHPTM0RPLPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPL3DHPTM0RPHPTM1RPH3EHEEALEEC	21H	PE	
24HPEWU25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMAL34HSTMAH35HSTMRP36HPTM0C0PTM1C037HPTM0C1PTM1C138HPTM0DHPTM1DL39HPTM0ALPTM1AL38HPTM0AHPTM1AH3CHPTM0RPLPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPH3EHEEALEEC	22H	PEC	
25HSPIAC0PAS026HSPIAC1PAS127HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMDL32HSTMDH33HSTMAL34HSTMRP36HPTM0C0PTM1C037HPTM0C1PTM1C138HPTM0DHPTM1DL39HPTM0ALPTM1AL3BHPTM0AHPTM1AH3CHPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPLPTM1RPH3EHEEALEEC	23H	PEPU	
26H         SPIAC1         PAS1           27H         SPIAD         PBS0           28H         LVRC         PBS1           29H         LVDC         PCS0           2AH         USR         PCS1           2BH         UCR1         PDS0           2CH         UCR2         PDS1           2DH         TXR_RXR         PES0           2EH         BRG         PES1           2FH         STMC0         30H           31H         STMC1         31H           32H         STMDL         33H           34H         STMAL           35H         STMRP           36H         PTM0C0         PTM1C0           37H         PTM0DL         PTM1L1           38H         PTMODL         PTM1DL           39H         PTMOAL         PTM1AL           38H         PTMOAH         PTM1AL           3BH         PTMOAH         PTM1AH           3CH         PTM0RPL         PTM1RPL           3DH         PTM0RPL         PTM1RPL           3DH         PTM0RPL         PTM1RPH           3CH         PTM0RPH         PTM1RPH           <		-	
27HSPIADPBS028HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMDL32HSTMDH35HSTMAL36HPTM0C0PTM1C037HPTM0C1PTM1C138HPTM0DLPTM1DL39HPTM0ALPTM1AL38HPTM0AHPTM1AH3CHPTM0AHPTM1AH3CHPTM0AHPTM1AH3CHPTM0PLPTM1RPL3DHPTM0RPLPTM1RPH3EHEEALEEC			
28HLVRCPBS129HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030H30HSTMC131HSTMDL32HSTMAL34HSTMAH35HSTMRP36HPTM0C0PTM1C037HPTM0C1PTM1C138HPTM0DLPTM1DL39HPTM0DHPTM1DH3AHPTM0ALPTM1AL3BHPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPHPTM1RPH3EHEEALEEC			
29HLVDCPCS02AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030H30HSTMC131HSTMDL32HSTMDH33HSTMAL36HPTM0C0PTM1C037HPTM0C1PTM1C138HPTM0DLPTM1DL39HPTM0DHPTM1DL38HPTM0DHPTM1AL38HPTM0ALPTM1AL3BHPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPHPTM1RPH3EHEEALEEC			-
2AHUSRPCS12BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMDL32HSTMAL34HSTMAL36HPTM0C0PTM1C037HPTM0C1PTM1C138HPTM0DLPTM1DL39HPTM0DLPTM1DL38HPTM0DLPTM1AL38HPTM0ALPTM1AL3BHPTM0ALPTM1AL3BHPTM0RPLPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPHPTM1RPH3EHEEALEEC			
2BHUCR1PDS02CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMDH32HSTMDH33HSTMAL34HSTMAH36HPTM0C0PTM1C037HPTM0C1PTM1C138HPTM0DLPTM1DL39HPTM0DLPTM1DL38HPTM0ALPTM1AL3BHPTM0ALPTM1AL3BHPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPHPTM1RPH3EHEEALEEC			
2CHUCR2PDS12DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMDL32HSTMDH33HSTMAL34HSTMAH35HSTMRP36HPTM0C0PTM1C037HPTM0C1PTM1C138HPTM0DLPTM1DL39HPTM0DHPTM1DH3AHPTM0ALPTM1AL3BHPTM0AHPTM1AL3BHPTM0RPLPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPHPTM1RPH3EHEEALEEC			
2DHTXR_RXRPES02EHBRGPES12FHSTMC030HSTMC131HSTMDL32HSTMDH33HSTMAL34HSTMAH35HSTMRP36HPTM0C0PTM1C037HPTM0C1PTM1C138HPTM0DLPTM1DL39HPTM0DHPTM1DH3AHPTM0ALPTM1AL3BHPTM0AHPTM1AL3BHPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPHPTM1RPH3EHEEALEEC			
2FHSTMC030HSTMC131HSTMDL32HSTMDH33HSTMAL34HSTMAH35HSTMRP36HPTM0C0PTM1C037HPTM0C1PTM1C138HPTM0DLPTM1DL39HPTM0DHPTM1DH3AHPTM0ALPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPHPTM1RPH3EHEEALEEC			
30HSTMC131HSTMDL32HSTMDH33HSTMAL34HSTMAH35HSTMRP36HPTM0C097HPTM0C197HPTM0DL99HPTM0DH99HPTM0DH9HPTM0AL9HPTM0AL3BHPTM0AH9HPTM0RH3CHPTM0RPL9HPTM0RPL9HPTM0RPH9HPTM0RPH9HPTM0RPH9HEEAL8HEEC		BRG	
31HSTMDL32HSTMDH33HSTMAL34HSTMAH35HSTMRP36HPTM0C097HPTM0C198HPTM0DL99HPTM0DH99HPTM0DH9H10DHPTM1DH38HPTM0AL9H14LSBH3BHPTM0AL9TM1AH3CHPTM0RPL9TM0RPHPTM1RPL3DHPTM0RPH9ELEEALEEALEEC	2FH	STMC0	
32HSTMDH33HSTMAL34HSTMAH35HSTMRP36HPTM0C0PTM1C037HPTM0C1PTM1C138HPTM0DHPTM1DL39HPTM0DHPTM1DH3AHPTM0ALPTM1AL3BHPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPHPTM1RPH3EHEEALEEC			
33HSTMAL34HSTMAH35HSTMRP36HPTM0C0PTM1C037HPTM0C1PTM1C138HPTM0DLPTM1DL39HPTM0DLPTM1DH3AHPTM0ALPTM1AL3BHPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPHPTM1RPH3EHEEALEEC	-		
34HSTMAH35HSTMRP36HPTM0C0PTM1C037HPTM0C1PTM1C138HPTM0DLPTM1DL39HPTM0DHPTM1DH3AHPTM0ALPTM1AL3BHPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPHPTM1RPH3EHEEALEEC			
35HSTMRP36HPTM0C0PTM1C037HPTM0C1PTM1C138HPTM0DLPTM1DL39HPTM0DHPTM1AL3BHPTM0ALPTM1AL3BHPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPHPTM1RPH3EHEEALEEC			
36H         PTM0C0         PTM1C0           37H         PTM0C1         PTM1C1           38H         PTM0DL         PTM1DL           39H         PTM0DH         PTM1DH           3AH         PTM0AL         PTM1AL           3BH         PTM0AH         PTM1AH           3CH         PTM0RPL         PTM1RPL           3DH         PTM0RPH         PTM1RPH           3EH         EEAL         EEC			
37H         PTM0C1         PTM1C1           38H         PTM0DL         PTM1DL           39H         PTM0DH         PTM1DH           3AH         PTM0AL         PTM1AL           3BH         PTM0AH         PTM1AH           3CH         PTM0RPL         PTM1RPL           3DH         PTM0RPH         PTM1RPH           3EH         EEAL         EEC			DTM1C0
38H         PTM0DL         PTM1DL           39H         PTM0DH         PTM1DH           3AH         PTM0AL         PTM1AL           3BH         PTM0AH         PTM1AH           3CH         PTM0RPL         PTM1RPL           3DH         PTM0RPH         PTM1RPH           3EH         EEAL         EEC			
39H         PTM0DH         PTM1DH           3AH         PTM0AL         PTM1AL           3BH         PTM0AH         PTM1AH           3CH         PTM0RPL         PTM1RPL           3DH         PTM0RPH         PTM1RPH           3EH         EEAL         EEC			
3AH         PTM0AL         PTM1AL           3BH         PTM0AH         PTM1AH           3CH         PTM0RPL         PTM1RPL           3DH         PTM0RPH         PTM1RPH           3EH         EEAL         EEC			
3BHPTM0AHPTM1AH3CHPTM0RPLPTM1RPL3DHPTM0RPHPTM1RPH3EHEEALEEC			
3DHPTM0RPHPTM1RPH3EHEEALEEC	-		
3EH EEAL EEC			
	3DH	PTM0RPH	PTM1RPH
3FH EEAH			EEC
	3FH	EEAH	

Sector 0         Sector 1           40H         EED         FRCR           41H         FCR           42H         FARL         FARH           43H         FDOL         FDOH           44H         FDIL         FDIH           45H         FD2L         FD2H           46H         FD3L         FD3H           47H         PTM2C0         PTM3C0           48H         PTM2C1         PTM3C1           48H         PTM2DL         PTM3DL           4AH         PTM2DH         PTM3DH           4BH         PTM2AL         PTM3AL           4CH         PTM2RPL         PTM3AL           4CH         PTM2RPL         PTM3RPL           4EH         PTM2RPL         PTM4C0           50H         SADOL         PTM4C1           51H         SADC1         PTM4L1           54H         SADC2         PTM4AH           55H         SCC         PTM4RPL           56H         HIRCC         PTM4RPL           56H         MDUWR0         5           57H         MDUWR1         5           58H         MDUWR2         5			
41H         FCR           42H         FARL         FARH           43H         FDOL         FDOH           44H         FD1L         FD1H           45H         FD2L         FD2H           46H         FD3L         FD3H           47H         PTM2C0         PTM3C1           48H         PTM2C1         PTM3DL           48H         PTM2DL         PTM3DL           4AH         PTM2DL         PTM3AL           4CH         PTM2AL         PTM3AH           4DH         PTM2RPL         PTM3RPL           4EH         PTM2RPH         PTM3RPH           4EH         PTM2RPH         PTM4C0           50H         SADC1         PTM4C1           51H         SADC2         PTM4AH           53H         SADC1         PTM4AL           54H         SADC2         PTM4AH           55H         SCC         PTM4AH           56H         HIRCC         PTM4RPH           57H         MDUWR0         SAH           58H         LXTC         CMP0C           58H         MDUWR1         SBH           58H         MDUWR2         SCH			
42H         FARL         FARH           43H         FDOL         FDOH           44H         FD1L         FD1H           45H         FD2L         FD2H           46H         FD3L         FD3H           47H         PTM2C0         PTM3C01           48H         PTM2C1         PTM3C1           48H         PTM2DL         PTM3DL           4AH         PTM2DL         PTM3AL           4CH         PTM2AL         PTM3AL           4CH         PTM2RPL         PTM3RPL           4EH         PTM2RPH         PTM3RPL           4EH         PTM2RPH         PTM4C0           50H         SADOL         PTM4C1           51H         SADC1         PTM4AL           54H         SADC2         PTM4AH           55H         SCC         PTM4AH           54H         SADC2         PTM4AH           55H         SCC         PTM4RPL           56H         HIRCC         PTM4RPL           57H         HXTC         CMP0C           58H         LXTC         CMP1C           59H         MDUWR1         SBH           56H         MDUWR5 <td></td> <td>EED</td> <td></td>		EED	
43H         FDOL         FDOH           44H         FD1L         FD1H           45H         FD2L         FD2H           46H         FD3L         FD3H           47H         PTM2C0         PTM3C0           48H         PTM2C1         PTM3C1           49H         PTM2DL         PTM3DL           4AH         PTM2DL         PTM3DH           4BH         PTM2AL         PTM3AL           4CH         PTM2RPL         PTM3RPL           4EH         PTM2RPH         PTM3RPL           4EH         PTM2RPH         PTM4C0           50H         SADOL         PTM4C1           51H         SADC1         PTM4L           53H         SADC1         PTM4AL           54H         SADC2         PTM4AH           55H         SCC         PTM4RPL           56H         HIRCC         PTM4RPL           56H         MDUWR0         SAH           56H         MDUWR1         SBH           56H         MDUWR2         SCH           57H         MDUWR3         SDH           61H         TB0C         SCR           63H         SYSC		EADI	
44H         FD1L         FD1H           45H         FD2L         FD2H           46H         FD3L         FD3H           47H         PTM2C0         PTM3C0           48H         PTM2C1         PTM3C1           49H         PTM2DL         PTM3DL           48H         PTM2DL         PTM3AL           4CH         PTM2AL         PTM3AH           4DH         PTM2RPL         PTM3RPL           4EH         PTM2RPL         PTM3RPH           4FH         WDTC         PTM4C0           50H         SADOL         PTM4C1           51H         SADC1         PTM4AL           52H         SADC2         PTM4AH           53H         SADC1         PTM4AL           54H         SADC2         PTM4AH           55H         SCC         PTM4RPH           56H         HIRCC         PTM4RPH           57H         HXTC         CMP0C           58H         MDUWR0         5           58H         MDUWR1         5           58H         MDUWR2         5           56H         MDUWR3         5           56H         UNT			
45H         FD2L         FD2H           46H         FD3L         FD3H           47H         PTM2C0         PTM3C0           48H         PTM2C1         PTM3C1           49H         PTM2DL         PTM3DL           4AH         PTM2DL         PTM3DH           4AH         PTM2AL         PTM3DH           4BH         PTM2AL         PTM3AL           4CH         PTM2AL         PTM3RPL           4EH         PTM2RPL         PTM3RPL           4EH         PTM2RPH         PTM3RPL           4EH         PTM2RPH         PTM4C0           50H         SADOL         PTM4C1           51H         SADC1         PTM4C1           52H         SADC2         PTM4RH           53H         SADC1         PTM4RPL           54H         SADC2         PTM4RH           55H         SCC         PTM4RPL           56H         HIRCC         PTM4RPL           57H         MDUWR0         SAH           58H         LXTC         CMP1C           59H         MDUWR1         SBH           50H         MDUWR3         SDH           61H <t< td=""><td></td><td>-</td><td></td></t<>		-	
46H         FD3L         FD3H           47H         PTM2C0         PTM3C0           48H         PTM2C1         PTM3C1           48H         PTM2DL         PTM3DL           4AH         PTM2DL         PTM3DH           4BH         PTM2AL         PTM3DH           4BH         PTM2AL         PTM3AL           4CH         PTM2RPL         PTM3RPL           4EH         PTM2RPL         PTM3RPH           4EH         PTM2RPL         PTM3RPL           4EH         PTM2RPL         PTM4C0           50H         SADOL         PTM4C1           51H         SADOL         PTM4C1           51H         SADC1         PTM4DH           52H         SADC2         PTM4RPL           54H         SADC2         PTM4RPL           55H         SCC         PTM4RPH           57H         HXTC         CMP0C           58H         LXTC         CMP1C           59H         MDUWR1         58H           50H         MDUWR3         50H           50H         MDUWR4         56H           62H         TB1C         PSCR           63H <td< td=""><td></td><td></td><td></td></td<>			
47HPTM2C0PTM3C048HPTM2C1PTM3C148HPTM2DLPTM3DL4AHPTM2DHPTM3DH4BHPTM2LPTM3DH4BHPTM2LPTM3DH4BHPTM2ALPTM3AL4CHPTM2AHPTM3RPL4EHPTM2RPLPTM3RPH4FHWDTCPTM4C050HSADOLPTM4C151HSADOHPTM4DH52HSADC0PTM4DH53HSADC1PTM4AL54HSADC2PTM4RPL56HHIRCCPTM4RPL56HHIRCCPTM4RPH57HHXTCCMP0C58HLXTCCMP1C59HMDUWR05AHMDUWR15BHMDUWR35DHMDUWR45EHMDUWR55FHMDUWR45EHMDUWR55FHMDUWR56HUINT6HUSC6HUSC6HUSC6HUSC6HMSC6HGUC6HSILO6HMSC6HHFC173HFIF0174HFIF0276HFIF0377HFIF0478HFIF0579HFIF067AHFIF077BHSIMD7EHSIMD7EHSIMD			
49HPTM2DLPTM3DL4AHPTM2DHPTM3DH4BHPTM2ALPTM3AL4CHPTM2AHPTM3AH4DHPTM2RPLPTM3RPL4EHPTM2RPHPTM3RPH4EHMDTCCPTM4C050HSADOLPTM4C151HSADC1PTM4AL54HSADC2PTM4AH55HSCCPTM4AH56HHIRCCPTM4RPH56HHIRCCPTM4RPH57HMDUWR058HLXTCCMP0C58HMDUWR05AHMDUWR158HMDUWR25CHMDUWR45FHMDUWR55FHMDUWR55FHMDUWR46AHSYSC63HSYSC64HUSC67HUESR68HUCC69HAWR6AHSTLI6BHSTLO6CHSIES6DHMISC6EHUFIEN6FHUFOEN70HUFC273HFIFO175HFIFO276HFIFO377HFIFO478HFIFO579HFIFO67AHFIFO579HFIFO67AHFIFO579HFIFO67AHFIFO579HSIMD7EHSIMO7EHSIMA/SIMC2			-
4AHPTM2DHPTM3DH4BHPTM2ALPTM3AL4CHPTM2AHPTM3AH4DHPTM2RPLPTM3RPL4EHPTM2RPHPTM3RPH4FHWDTCPTM4C050HSADOLPTM4C151HSADC1PTM4DL52HSADC2PTM4AH53HSADC1PTM4AL54HSADC2PTM4AH55HSCCPTM4RPL56HHIRCCPTM4RPL56HHXTCCMP0C58HLXTCCMP1C59HMDUWR05AHMDUWR158HMDUWR25CHMDUWR35DHMDUWR45EHMDUWR55FHMDUWR56AHSYSC64HUSC67HUESR68HUCC69HAWR6AHSTL060HMISC6CHSIES6DHMISC6HUFC071HUFC273HFIFO175HFIFO276HFIFO377HFIFO478HFIFO579HFIFO67AHFIFO579HSIMD7EHSIMD7EHSIMD	48H	PTM2C1	PTM3C1
48HPTM2ALPTM3AL4CHPTM2AHPTM3AH4CHPTM2RPLPTM3RPL4EHPTM2RPHPTM3RPH4FHWDTCPTM4C050HSADOLPTM4C151HSADC0PTM4DH52HSADC0PTM4DH53HSADC1PTM4AL54HSADC2PTM4AH55HSCCPTM4RPL56HHIRCCPTM4RPH57HHXTCCMP0C58HLXTCCMP1C59HMDUWR05AHMDUWR156HMDUWR25CHMDUWR25CHMDUWR35DHMDUWR45EHMDUWR55FHMDUWR562HTB1CPSCR63HSYSC64HUSE64HUSE67HUESR68HUCC69HAWR6AHSTLI66HUSC67HUESR60HMISC60HMISC60HMISC60HMISC60HUFC273HFIFO175HFIFO276HFIFO377HFIFO478HFIFO778HSIMC07CHSIMD7EHSIMD7EHSIMA/SIMC2	49H	PTM2DL	PTM3DL
4CHPTM2AHPTM3AH4DHPTM2RPLPTM3RPL4EHPTM2RPHPTM3RPH4FHWDTCPTM4C050HSADOLPTM4C151HSADC1PTM4DL52HSADC1PTM4AL54HSADC2PTM4AH55HSCCPTM4RPL56HHIRCCPTM4RPH57HHXTCCMP0C58HLXTCCMP1C59HMDUWR05AHMDUWR15CHMDUWR25CHMDUWR25CHMDUWR35DHMDUWR45EHMDUWR55FHMDUWR56HUINT6HUSC67HUESR68HUCC69HAWR6AHSTLO6CHSIES6DHMISC6CHSIES6DHMISC6EHUFIEN6EHUFC273HFIFO074HFIFO175HFIFO276HFIFO377HFIFO478HSIMC07CHSIMD7EHSIMD7EHSIMD			-
4DHPTM2RPLPTM3RPL4EHPTM2RPHPTM3RPH4FHWDTCPTM4C050HSADOLPTM4C151HSADC1PTM4DL52HSADC1PTM4DL53HSADC1PTM4AL54HSADC2PTM4AH55HSCCPTM4RPL56HHIRCCPTM4RPH57HHXTCCMP0C58HLXTCCMP1C59HMDUWR05AHMDUWR15BHMDUWR35DHMDUWR45EHMDUWR55FHMDUWCTRL60HPLLC61HTB0C62HTB1CPSCR63HUSC64HUSE67HUESR68HUCC69HAWR6AHSTLO6CHSIES6DHMISC6EHUF0EN70HUFC273HFIF0074HFIF0175HFIF0276HFIF0377HFIF0478HSIMC07CHSIMD7EHSIMD7EHSIMA/SIMC2			
4EHPTM2RPHPTM3RPH4FHWDTCPTM4C050HSADOLPTM4C151HSADOHPTM4DL52HSADC0PTM4DH53HSADC1PTM4AL54HSADC2PTM4RPL56HSCCPTM4RPH57HHXTCCMP0C58HLXTCCMP1C59HMDUWR05AH50HMDUWR158HSCCPTM4RPH57HHXTCCMP1C58HMDUWR350HMDUWR45EHMDUWR45EHMDUWR55FHMDUWR562HTB1CPSCR63HSYSC64HUSE64HUSC67HUESR68HUCC68HMCC60HAWR6AHSTLO6CHSIES6DHMISC6EHUFIEN6FHUFOEN70HUFC273HFIFO175HFIFO276HFIFO377HFIFO478HFIFO579HFIFO67AHFIFO77BHSIMC17DHSIMD7EHSIMA/SIMC2			
4FHWDTCPTM4C050HSADOLPTM4C151HSADOHPTM4DL52HSADC0PTM4DH53HSADC1PTM4AL54HSADC2PTM4RPL56HSCCPTM4RPL56HHIRCCPTM4RPH57HHXTCCMP0C58HLXTCCMP1C59HMDUWR05AHMDUWR15BHMDUWR25CHMDUWR45EHMDUWR55FHMDUWR55FHMDUWR56AHUSC63HSYSC64HUSE64HUSC67HUESR68HUCC68HUCC60HAWR6AHSTLO6CHSIES6DHMISC6EHUFIEN6FHUFC071HUFC172HUFC273HFIFO175HFIFO276HFIFO377HFIFO478HFIFO579HFIFO67AHFIFO77BHSIMD7CHSIMD7EHSIMD			-
SOHSADOLPTM4C151HSADOLPTM4DL52HSADC0PTM4DH53HSADC1PTM4AL54HSADC2PTM4AH55HSCCPTM4RPL56HHIRCCPTM4RPH57HHXTCCMP0C58HLXTCCMP1C59HMDUWR05AHMDUWR158HMDUWR25CHMDUWR35DHMDUWR55FHMDUWR55FHMDUWR56HUINT66HUSC67HUESR68HUCC69HAWR6AHSTL06CHSIES6DHMISC6EHUFIEN6FHUFC071HUFC172HUFC273HFIFO175HFIFO276HFIFO377HFIFO478HFIFO579HFIFO579HSIMD7CHSIMD7EHSIMA/SIMC2			-
51HSADOHPTM4DL52HSADC0PTM4DH53HSADC1PTM4AL54HSADC2PTM4AH55HSCCPTM4RPL56HHIRCCPTM4RPH56HLXTCCMP0C58HLXTCCMP1C59HMDUWR05AHMDUWR158HMDUWR25CHMDUWR35DHMDUWR45FHMDUWR55FHMDUWCTRL60HPLLC61HTB0C62HSYSC64HUSC67HUESR68HUCC69HAWR6AHSTL060HMISC6CHSIES6DHMISC6EHUFIEN6FHUFC273HFIFO175HFIFO276HFIFO377HFIFO478HFIFO579HFIFO579HFIFO67AHFIFO77BHSIMC07CHSIMD7EHSIMD		-	
52HSADC0PTM4DH53HSADC1PTM4AL54HSADC2PTM4AH55HSCCPTM4RPL56HHIRCCPTM4RPH57HHXTCCMP0C58HLXTCCMP1C59HMDUWR05AHMDUWR15BHMDUWR25CHMDUWR35DHMDUWR45EHMDUWR55FHMDUWR56HUINT60HPLLC61HTB0C62HTB1CPSCR63HSYSC64HUSC67HUESR68HUCC69HAWR6AHSTL06CHSIES6DHMISC6CHSIES6DHMISC6CHUFC273HFIFO175HFIFO276HFIFO377HFIFO478HFIFO579HFIFO579HFIFO67AHFIFO579HSIMD7EHSIMD7EHSIMD		-	
SAH         SADC2         PTM4AH           55H         SCC         PTM4RPL           56H         HIRCC         PTM4RPH           57H         HXTC         CMP0C           58H         LXTC         CMP1C           59H         MDUWR0         5           5AH         MDUWR1         5           5CH         MDUWR2         5           5CH         MDUWR3         5           5DH         MDUWR4         5           5FH         MDUWCTRL         60H           62H         TB1C         PSCR           63H         SYSC         6           64H         USB_STAT         6           65H         UINT         6           66H         USC         6           67H         UESR         6           68H         UCC         6           69H         AWR         6           6AH         STLO         6           6CH         SIES         6           6DH         MISC         6           6H         UFC2         7           73H         FIFO3         7           74H         FIFO3		-	
S5H         SCC         PTM4RPL           56H         HIRCC         PTM4RPH           57H         HXTC         CMP0C           58H         LXTC         CMP1C           59H         MDUWR0         5AH           5AH         MDUWR1         5BH           5BH         MDUWR3         5DH           5DH         MDUWR3         5DH           5DH         MDUWR4         5EH           60H         PLLC         61H           61H         TB0C         62H           62H         TB1C         PSCR           63H         SYSC         64H           64H         USE         STAT           66H         USC         67H           67H         UESR         68H           68H         UCC         69H           68H         UCC         60H           68H         STLO         6CH           61H         UFOEN         70H           70H         UFC0         71H           71H         UFC1         73H           72H         UFC2         76H           71H         FIFO3         77H           72H			
56H         HIRCC         PTM4RPH           57H         HXTC         CMP0C           58H         LXTC         CMP1C           59H         MDUWR0         5AH           5AH         MDUWR1         5BH           5BH         MDUWR2         5CH           5CH         MDUWR4         5EH           5DH         MDUWR4         5EH           60H         PLLC         61H           61H         TB0C         62H           62H         TB1C         PSCR           63H         SYSC         64H           64H         USE         5TAT           66H         USC         67H           67H         UESR         68H           68H         UCC         60H           68H         UCC         60H           68H         STLO         6CH           6CH         SIES         6DH           6DH         MISC         6EH           6FH         UFOEN         70H           72H         UFC2         73H           73H         FIFO1         75H           75H         FIFO2         76H           78H	54H	SADC2	PTM4AH
57H         HXTC         CMP0C           58H         LXTC         CMP1C           59H         MDUWR0         5AH         MDUWR1           5BH         MDUWR2         5CH         MDUWR3           50H         MDUWR4         5EH         MDUWR5           5FH         MDUWCTRL         60H         PLLC           60H         PLLC         61H         TB0C           62H         TB1C         PSCR         63H           62H         USS         FAT         66H         USC           67H         UESR         66H         USC         67H         UESR           68H         UCC         60H         AWR         6AH         STL0           68H         UCC         60H         MISC         6EH         UFIEN           6FH         UFOEN         70H         UFC0         71H         UFC1         72H         UFC2         73H         FIFO1         75H         FIFO2         76H         FIFO3         77H         FIFO4         78H         FIFO5         79H         FIFO6         7AH         FIFO7         7BH         SIMD         7CH         SIMD         7CH         SIMD         7CH         SIMD	55H	SCC	PTM4RPL
58H         LXTC         CMP1C           59H         MDUWR0         5AH         MDUWR1           5BH         MDUWR2         5CH         MDUWR3           5DH         MDUWR4         5EH         MDUWCTRL           60H         PLLC         61H         TB0C           62H         TB1C         PSCR         63H           63H         SYSC         64H         USS           64H         USC         67H         UESR           66H         USC         67H         UESR           68H         UCC         60H         SIES           60H         MSC         62H         SIES           60H         MISC         62H         UF0EN           70H         UFC0         71H         UFC1           72H         UFC2         73H         FIF01           75H         FIF02         76H         FIF03           77H         FIF04         78H         FIF05           79H         FIF06         7AH         FIF07           7BH         SIMC0         7CH         SIMD           7EH         SIMD         SIMD         7CH	56H	HIRCC	PTM4RPH
S9H         MDUWR0           5AH         MDUWR1           5BH         MDUWR2           5CH         MDUWR3           5DH         MDUWR4           5EH         MDUWR5           5FH         MDUWCTRL           60H         PLLC           61H         TB0C           62H         TB1C           62H         TB1C           63H         SYSC           64H         USE           65H         UINT           66H         USC           67H         UESR           68H         UCC           69H         AWR           6AH         STLI           6BH         STLO           6CH         SIES           6DH         MISC           6EH         UFC0           71H         UFC1           72H         UFC2           73H         FIFO1           76H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH <td< td=""><td></td><td>HXTC</td><td></td></td<>		HXTC	
SAH         MDUWR1           5BH         MDUWR2           5CH         MDUWR3           5DH         MDUWR4           5EH         MDUWR5           5FH         MDUWCTRL           60H         PLLC           61H         TB1C           62H         TB1C           63H         SYSC           64H         USS_STAT           65H         UINT           66H         USC           67H         UESR           68H         UCC           69H         AWR           6AH         STL0           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC2           73H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO7           78H         FIFO7           78H         SIMC0           7CH         SIMD           7EH         SIMD           7EH         SIMD			CMP1C
SBH         MDUWR2           5CH         MDUWR3           5DH         MDUWR4           5EH         MDUWCTRL           60H         PLLC           61H         TB1C           62H         SYSC           64H         USB_STAT           65H         UINT           66H         USC           67H         UESR           68H         UCC           69H         AWR           68H         UCC           69H         AWR           68H         UCC           69H         MUR           68H         UCC           69H         MR           68H         UCC           69H         MUR           68H         UCC           69H         MR           60H         MISC           60H         UFC0           70H         UFC2           73H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO7           78H         SIMC0           7CH         SIMD			
SCH         MDUWR3           5DH         MDUWR4           5EH         MDUWCTRL           60H         PLLC           61H         TB0C           62H         TB1C           62H         SYSC           64H         USB_STAT           65H         UINT           66H         USC           67H         UESR           68H         UCC           69H         AWR           6AH         STLO           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO7           78H         SIMC0           7CH         SIMD           7CH         SIMD           7EH         SIMA/SIMC2		-	
SDH         MDUWR4           5EH         MDUWCTRL           60H         PLLC           61H         TB0C           62H         TB1C           62H         SYSC           63H         SYSC           64H         USB_STAT           65H         UINT           66H         USC           67H         UESR           68H         UCC           69H         AWR           6AH         STLO           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC2           73H         FIF00           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO7           78H         SIMC0           7CH         SIMD           7EH         SIMD           7EH         SIMD	-	-	
SEH         MDUWR5           5FH         MDUWCTRL           60H         PLLC           61H         TB0C           62H         TB1C         PSCR           63H         SYSC           64H         USB_STAT           66H         USC           67H         UESR           68H         UCC           69H         AWR           6AH         STLO           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO7           78H         SIMC0           7CH         SIMD           7EH         SIMA/SIMC2			
SFH         MDUWCTRL           60H         PLLC           61H         TB0C           62H         TB1C         PSCR           63H         SYSC           64H         USB_STAT           65H         UINT           66H         USC           67H         UESR           68H         UCC           69H         AWR           6AH         STL0           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC0           71H         UFC1           72H         UFC2           73H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMD           7EH         SIMA/SIMC2		-	
60H         PLLC           61H         TB0C           62H         TB1C         PSCR           63H         SYSC           64H         USB_STAT           65H         UINT           66H         USC           67H         UESR           68H         UCC           69H         AWR           6AH         STLI           6BH         STLO           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMD           7EH         SIMD           7EH         SIMD	-		
62H         TB1C         PSCR           63H         SYSC           64H         USB_STAT           65H         UINT           66H         USC           67H         UESR           68H         UCC           69H         AWR           6AH         STLI           6BH         STLO           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO7           78H         SIMC0           7CH         SIMD           7EH         SIMD           7EH         SIMD			
63H         SYSC           64H         USB_STAT           65H         UINT           66H         USC           67H         UESR           68H         UCC           69H         AWR           6AH         STLO           6CH         SIES           6DH         MISC           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO7           78H         SIMC0           7CH         SIMD           7CH         SIMD           7EH         SIMD	61H	TB0C	
64H         USB_STAT           65H         UINT           66H         USC           67H         UESR           68H         UCC           69H         AWR           6AH         STLI           6BH         STLO           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC0           71H         UFC1           72H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMD           7EH         SIMD           7EH         SIMD	62H	TB1C	PSCR
65H         UINT           66H         USC           67H         UESR           68H         UCC           69H         AWR           6AH         STLO           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO7           78H         FIFO7           78H         SIMC0           7CH         SIMD           7CH         SIMD           7EH         SIMA/SIMC2	63H	SYSC	
66H         USC           67H         UESR           68H         UCC           69H         AWR           6AH         STL0           6BH         STL0           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC0           71H         UFC1           72H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO7           78H         SIMC0           7CH         SIMD           7CH         SIMD           7EH         SIMD	-		
67H         UESR           68H         UCC           69H         AWR           6AH         STLI           6BH         STLO           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC0           71H         UFC1           72H         UFC2           73H         FIFO0           75H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO7           78H         SIMC0           7CH         SIMD           7CH         SIMD           7EH         SIMA/SIMC2		-	
68H         UCC           69H         AWR           6AH         STLI           6BH         STLO           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC0           71H         UFC1           72H         UFC2           73H         FIFO0           74H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMD           7EH         SIMD			
69H         AWR           6AH         STLI           6BH         STLO           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFIEN           70H         UFC0           71H         UFC1           72H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC1           7DH         SIMD           7EH         SIMA/SIMC2		-	
6AH         STLI           6BH         STLO           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC0           71H         UFC1           72H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMD           7EH         SIMD			
6BH         STLO           6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO5           79H         FIFO6           78H         FIFO7           78H         SIMC0           7CH         SIMD           7EH         SIMD			
6CH         SIES           6DH         MISC           6EH         UFIEN           6FH         UFOEN           70H         UFC0           71H         UFC1           72H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMD           7EH         SIMA/SIMC2			
6EH         UFIEN           6FH         UFOEN           70H         UFC0           71H         UFC1           72H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO7           78H         SIMC0           7CH         SIMD           7EH         SIMA/SIMC2	6CH	-	
6FH         UFOEN           70H         UFC0           71H         UFC1           72H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMD           7EH         SIMD/SIMC2			
OH         UFC0           71H         UFC1           72H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO5           79H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMD           7EH         SIMA/SIMC2		UFIEN	
71H         UFC1           72H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMD           7EH         SIMA/SIMC2		01 0211	
72H         UFC2           73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMD           7EH         SIMA/SIMC2	-		
73H         FIFO0           74H         FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMD           7EH         SIMA/SIMC2			
FIFO1           75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMD           7EH         SIMA/SIMC2			
75H         FIFO2           76H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMD           7EH         SIMD           7EH         SIMA/SIMC2			
76H         FIFO3           77H         FIFO4           78H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMC1           7DH         SIMD           7EH         SIMA/SIMC2		-	
77H         FIFO4           78H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMC1           7DH         SIMD           7EH         SIMA/SIMC2			
78H         FIFO5           79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMC1           7DH         SIMD           7EH         SIMA/SIMC2			
79H         FIFO6           7AH         FIFO7           7BH         SIMC0           7CH         SIMC1           7DH         SIMD           7EH         SIMA/SIMC2			
7BH     SIMC0       7CH     SIMC1       7DH     SIMD       7EH     SIMA/SIMC2			
7CH SIMC1 7DH SIMD 7EH SIMA/SIMC2	7AH	FIF07	
7DH SIMD 7EH SIMA/SIMC2	7BH		
7EH SIMA/SIMC2			
	/FH	SIMIOC	

: Unused, read as 00H

## **Special Purpose Data Memory**



# **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional section; however several registers require a separate description in this section.

# Indirect Addressing Registers – IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will result of "00H" and writing to the registers will result in no operation.

# Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L, MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the corresponding instruction which can address all available data memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### Indirect Addressing Program Example 1

<pre>data .section 'data' adres1 db ? adres2 db ? adres3 db ? adres4 db ? block db ? code .section at 0 'code' org 00h start:</pre>	
mov a, 04h mov block, a	; setup size of block
mov a, offset adres1 mov mp0, a	; Accumulator loaded with first RAM address ; setup memory pointer with first RAM address
loop:	
clr IAR0	; clear the data at address defined by MPO
inc mp0	; increment memory pointer
sdz block	; check if last memory location has been cleared
jmp loop	
continue:	



#### Indirect Addressing Program Example 2

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org OOh
start:
    mov a, 04h
                          ; setup size of block
    mov block, a
                          ; setup the memory sector
    mov a, 01h
    mov mplh, a
    mov a, offset adres1 ; Accumulator loaded with first RAM address
    mov mpll, a
                         ; setup memory pointer with first RAM address
loop:
                          ; clear the data at address defined by MP1L
    clr IAR1
    inc mpll
                          ; increment memory pointer MP1L
    sdz block
                           ; check if last memory location has been cleared
    jmp loop
continue:
```

The important point to note here is that in the examples shown above, no reference is made to specific Data Memory addresses.

## Direct Addressing Program Example using extended instructions

```
data .section 'data'
temp db ?
code .section at 0 'code'
org OOh
start:
    lmov a, [m]
                              ; move [m] data to acc
    lsub a, [m+1]
                             ; compare [m] and [m+1] data
                              ; [m]>[m+1]?
    snz c
    jmp continue
                              ; no
    lmov a, [m]
                              ; yes, exchange [m] and [m+1] data
    mov temp, a
    lmov a, [m+1]
    lmov [m], a
    mov a, temp
    lmov [m+1], a
continue:
```

Note: Here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.



### Program Memory Bank Pointer – PBP

For this device the Program Memory is divided into several banks. Selecting the required Program Memory area is achieved using the Program Memory Bank Pointer, PBP. The PBP register should be properly configured before the device executes the "Branch" operation using the "JMP" or "CALL" instruction. After that a jump to a non-consecutive Program Memory address which is located in a certain bank selected by the program memory bank pointer bits will occur.

#### PBP Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	_	PBP2	PBP1	PBP0
R/W	_	—	—	—	_	R/W	R/W	R/W
POR	_	_	_	—	_	0	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 2~0 **PBP2~PBP0**: Program Memory Bank Pointer bit 2 ~ bit 0 000: Bank 0 001: Bank 1 010: Bank 2 011: Bank 3 100: Bank 4 101: Bank 5

11x: Undefined

#### Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

# Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

# Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.



#### Status Register – STATUS

This 8-bit register contains the SC flag, CZ flag, zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/ logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.



# STATUS Register

Bit	7	6	5	4	3	2	1	0			
Name	SC	CZ	TO	PDF	OV	Z	AC	С			
R/W	R	R	R	R	R/W	R/W	R/W	R/W			
POR	х	х	0	0	х	х	х	х			
				-			,	x" unknow			
Bit 7	<b>SC</b> : The result of the "XOR" operation which is performed by the OV flag and the MSB of the instruction operation result.										
Bit 6	CZ: The	operationa	l result of d	lifferent flag	gs for diffei	rent instruct	ions.				
	For SUE	For SUB/SUBM/LSUB/LSUBM instructions, the CZ flag is equal to the Z flag.									
				CM instruc							
	result wl flag.	hich is perfo	ormed by th	ne previous	operation (	CZ flag and	current op	eration zer			
	For othe	r instruction	ns, the CZ f	flag will no	t be affected	d.					
Bit 5	0: Afte	tchdog Tim er power up atchdog tin	or executin	ng the "CLI rred.	R WDT" or	"HALT" in	struction				
Bit 4		wer down									
	0: Afte	er power up	or executin	ng the "CLI instruction		struction					
Bit 3	0: No 0 1: An 0	erflow flag overflow operation re lest-order b		arry into the	e highest-or	rder bit but	not a carry	out of the			
Bit 2	Z: Zero	0	·4 /·		<i>,</i>						
		0: The result of an arithmetic or logical operation is not zero 1: The result of an arithmetic or logical operation is zero									
Bit 1	0: No a	xiliary flag auxiliary ca	2								
				arry out of he low nibb			tion, or no	borrow			
Bit 0	C: Carry	U									
	1: An o			arry during straction op		n operation	or if a borr	ow does			
		- r									



# **EEPROM Data Memory**

This device contains an area of internal EEPROM Data Memory. EEPROM, which stands for Electrically Erasable Programmable Read Only Memory, is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

# **EEPROM Data Memory Structure**

The EEPROM Data Memory capacity is 16K×8 bits for the device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and a data register in Sector 0 and a single control register in Sector 1.

### **EEPROM Registers**

Four registers control the overall operation of the internal EEPROM Data Memory. These are the address registers, EEAL and EEAH, the data register, EED and a single control register, EEC. As the EEAL, EEAH and EED registers are located in Sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in Sector 1, can be read from or written to indirectly using the MP1L/MP1H or MP2L/MP2H Memory Pointer and Indirect Addressing Register, IAR1/IAR2. Because the EEC control register is located at address 3EH in Sector 1, the MP1L or MP2L Memory Pointer must first be set to the value 3EH and the MP1H or MP2H Memory Pointer high byte set to the value, 01H, before any operations on the EEC register are executed.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
EEAL	EEAL7	EEAL6	EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0				
EEAH	_	—	EEAH5	EEAH4	EEAH3	EEAH2	EEAH1	EEAH0				
EED	EED7	EED6	EED5	EED4	EED3	EED2	EED1	EED0				
EEC				MODE	WREN	WR	RDEN	RD				

#### **EEPROM Registers List**

#### • EEAL Register

Bit	7	6	5	4	3	2	1	0
Name	EEAL7	EEAL6	EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **EEAL7~EEAL0**: Data EEPROM address low byte bit 7 ~ bit 0



# • EEAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	EEAH5	EEAH4	EEAH3	EEAH2	EEAH1	EEAH0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR			0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **EEAH5~EEAH0**: Data EEPROM address high byte bit 5 ~ bit 0

#### EED Register

Bit	7	6	5	4	3	2	1	0
Name	EED7	EED6	EED5	EED4	EED3	EED2	EED1	EED0
R/W								
POR	0	0	0	0	0	0	0	0

Bit 7~0 **EED7~EED0**: Data EEPROM data bit 7 ~ bit 0

## EEC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	MODE	WREN	WR	RDEN	RD
R/W	—	—	—	R/W	R/W	R/W	R/W	R/W
POR	—	_	—	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4 MODE: Data EEPROM Operation Mode Selection

- 0: Byte operation mode
  - 1: Page operation mode

This is the Data EEPROM Operation Mode Selection Bit. When the bit is cleared to zero, byte operation mode is selected. When the bit is set high, page operation mode is selected. The page buffer size is 64-byte.

- Bit 3 WREN: Data EEPROM Write Enable
  - 0: Disable
  - 1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations. No matter what write mode is selected by using the MODE bit, the WREN bit will be automatically cleared by hardware after the write operation is finished.

- Bit 2 WR: EEPROM Write Control
  - 0: Write cycle has finished
    - 1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 **RDEN**: Data EEPROM Read Enable

- 0: Disable
- 1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.



# Bit 0 **RD**: EEPROM Read Control

0: Read cycle has finished

1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: The WREN, WR, RDEN and RD cannot be set high at the same time in one instruction. The WR and RD cannot be set high at the same time.

# Reading Data from the EEPROM

Reading data from the EEPROM can be implemented by two modes for this device, byte read mode or page read mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

### Byte Read Mode

The EEPROM byte read operation can be executed when the mode selection bit, MODE, is cleared to zero. For a byte read operation the desired EEPROM address should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM byte read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit has not been set high. When the read cycle terminates, the EEPROM data can be read from the EED register and the RD bit will automatically be cleared to zero. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

### Page Read Mode

The EEPROM page read operation can be executed when the mode selection bit, MODE, is set high. The page size can be up to 64 bytes for the page read operation. For a page read operation the desired EEPROM address should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM page read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit has not been set high. When the current read cycle terminates, the EEPROM data can be read from the EED register and then the current address will be incremented by one by hardware. After this the RD bit will automatically be cleared to zero. The data which is stored in the next EEPROM address can continuously be read from the EED register when the RD bit is again set high without reconfiguring the EEPROM address and RDEN control bit. The application program can poll the RD bit to determine when the data is valid for reading.

The EEPROM address higher 8 bits are used to specify the desired page location while the lower 6 bits are used to point to the actual address. In the page operation mode the lower 6-bit address value will automatically be incremented by one. However, the higher 8-bit address value will not be incremented by hardware. When the EEPROM address lower 6-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 3FH, the EEPROM address lower 6-bit value will stop at 3FH. The EEPROM address will not "roll over".



### Writing Data to the EEPROM

Writing data to the EEPROM can be implemented by two modes for this device, byte write mode or page write mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

#### **Byte Write Mode**

The EEPROM byte write operation can be executed when the mode selection bit, MODE, is cleared to zero. For byte-write operations the EEPROM address of the data to be written must first be placed in the EEAH and EEAL registers and the data placed in the EED register. To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed consecutively. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit has not been set.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. After the write operation is finished, the WREN bit will be set low by hardware.

#### Page Write Mode

The EEPROM page write operation can be executed when the mode selection bit, MODE, is set high. The EEPROM page buffer is up to 64 bytes. The internal page buffer will be cleared by hardware after power on reset. When the EEPROM write enable control bit, namely WREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the WREN bit is changed from "0" to "1", the internal page buffer will not be cleared.

For page write operations the required EEPROM address is first placed in the EEAH and EEAL registers and the data to be written is placed in the EED register. The maximum data length for a page is 64 bytes. Note that when a data byte is written into the EED register, then the data in the EED register will be loaded into the internal page buffer and the current address value will automatically be incremented by one. When the page data is completely written into the page buffer, then the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed consecutively. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit has not been set.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. After the write operation is finished, the WREN bit will be set low by hardware.



The EEPROM address higher 8 bits are used to specify the desired page location while the lower 6 bits are used to point to the actual address. In the page write operation mode the lower 6-bit address value will automatically be incremented by one after each data byte is written into the EED register. However, the higher 8-bit address value will not be incremented by hardware. When the EEPROM address lower 6-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 3FH, the EEPROM address lower 6-bit value will stop at 3FH. The EEPROM address will not "roll over".

## Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

### **EEPROM** Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. However as the EEPROM is contained within a Multi-function Interrupt, the associated multi-function interrupt enable bit must also be set. When an EEPROM write cycle ends, the DEF request flag and its associated multi-function interrupt request flag will both be set. If the global, EEPROM and Multi-function interrupt vector will take place. When the interrupt is serviced only the Multi-function interrupt flag will be automatically reset, the EEPROM interrupt flag must be manually reset by the application program. More details can be obtained in the Interrupt section.

#### **Programming Considerations**

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.



# **Programming Examples**

## Reading a Data Byte from the EEPROM – polling method

		period	
CLF	R IAR1.4	; clear MODE bit, select byte operation mode	е
MOV	/ A, EEPROM_ADRES_H	; user defined high byte address	
MOV	/ EEAH, A		
MOV	/ A, EEPROM_ADRES_L	; user defined low byte address	
MOV	/ EEAL, A		
MOV	/ А, ОЗЕН	; setup memory pointer low byte MP1L	
MOV	/ MP1L, A	; MP1L points to EEC register	
MOV	/ A, 01H	; setup memory pointer high byte MP1H	
MOV	/ MP1H, A		
SEI	IAR1.1	; set RDEN bit, enable read operations	
SEI	IAR1.0	; start Read Cycle - set RD bit	
BAC	CK:		
SZ	IAR1.0	; check for read cycle end	
JME	P BACK		
CLF	R IAR1	; disable EEPROM read function	
CLF	R MP1H		
MOV	/ A, EED	; move read data to register	
MOV	/ READ_DATA, A		

## Reading a Data Page from the EEPROM – polling method

SET IAR1.4	; set MODE bit, select page operation mode
MOV A, EEPROM_ADRES_H	; user defined high byte address
MOV EEAH, A	
MOV A, EEPROM_ADRES_L	; user defined low byte address
MOV EEAL, A	
MOV A, 03EH	; setup memory pointer low byte MP1L
MOV MP1L, A	; MP1L points to EEC register
MOV A, 01H	; setup memory pointer high byte MP1H
MOV MP1H, A	
SET IAR1.1	; set RDEN bit, enable read operations
	; The data length can be up to 64 bytes (Start)
CALL READ	
CALL READ	
:	
:	
JMP PAGE_READ_FINISH	; The data length can be up to 64 bytes (End)
READ:	
SET IAR1.0	; start Read Cycle - set RD bit
BACK:	
SZ IAR1.0	; check for read cycle end
JMP BACK	
MOV A, EED	; move read data to register
MOV READ_DATA, A	
RET	
:	
PAGE_READ_FINISH:	
CLR IAR1	; disable EEPROM read function
CLR MP1H	



## Writing a Data Byte to the EEPROM – polling method

	• •	
1011	IAR1.4	; clear MODE bit, select byte operation mode
MOV	A, EEPROM ADRES H	; user defined high byte address
MOV	ЕЕАН, А	
MOV	A, EEPROM ADRES L	; user defined low byte address
	EEAL, A	
MOV	A, EEPROM_DATA	; user defined data
	EED, A	
MOV	А, ОЗЕН	; setup memory pointer low byte MP1L
MOV	MP1L, A	; MP1L points to EEC register
MOV	A, 01H	; setup memory pointer high byte MP1H
MOV	MP1H, A	
CLR	EMI	
SET	IAR1.3	; set WREN bit, enable write operations
SET	IAR1.2	; start Write Cycle - set WR bit - executed immediately
		; after set WREN bit
SET	EMI	
BACK	:	
SZ	IAR1.2	; check for write cycle end
JMP	BACK	-
CLR	MP1H	
Writi	ng a Data Page to the EEP	ROM – polling method
SET	IAR1.4	; set MODE bit, select page write mode
MOV	A, EEPROM_ADRES_H	; user defined high byte address
MOV	EEAH, A	
MOV	A, EEPROM_ADRES_L	; user defined low byte address
MOV	EEAL, A	
		; The data length can be up to 64 bytes (Start)
CALL	WRITE_BUF	
CALL	WRITE_BUF	
:		
:		
JMP	WRITE_START	; The data length can be up to 64 bytes (End)
WRITI	E_BUF:	
MOV	A, EEPROM_DATA	; user defined data
MOV	EED, A	
RET		
:		
WRITI	E_START:	
MOV	A, O3EH	; setup memory pointer low byte MP1L
MOV	MP1L, A	; MP1L points to EEC register
MOV	A, 01H	; setup memory pointer high byte MP1H
MOV	MP1H, A	
OT D	EMI	
CLR		; set WREN bit, enable write operations
SET	IAR1.3	, bee with bie, chable write operations
	IAR1.3 IAR1.2	; start Write Cycle - set WR bit - executed immediately
SET		-
SET SET		; start Write Cycle - set WR bit - executed immediately
SET	IAR1.2 EMI	; start Write Cycle - set WR bit - executed immediately
SET SET SET	IAR1.2 EMI	; start Write Cycle - set WR bit - executed immediately
SET SET SET BACK	IAR1.2 EMI	; start Write Cycle - set WR bit - executed immediately ; after set WREN bit



# Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration options and relevant control registers.

# **Oscillator Overview**

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillators requiring some external components as well as fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. All oscillator options are selected through a combination of configuration options and relevant control registers. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications. For USB applications, the HXT pins must be connected to a 6MHz or 12MHz crystal if the HXT oscillator is selected to be used.

Туре	Name	Frequency	Pins
External High Speed Crystal	HXT	6MHz or 12MHz	OSC1/OSC2
Internal High Speed RC	HIRC	12MHz	—
External Low Speed Crystal	LXT	32.768kHz	XT1/XT2
Internal Low Speed RC	LIRC	32kHz	—


**Oscillator Types** 

# System Clock Configurations

There are several oscillator sources, two high speed oscillators and two low speed oscillators. The high speed system clocks are sourced from the external crystal/ceramic oscillator, HXT, and the internal 12MHz RC oscillator, HIRC. The low speed oscillators are the external 32.768kHz crystal oscillator, LXT, and the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and as the system clock can be dynamically selected.

The actual source clock used for the low speed oscillators is chosen via the FSS bit in the SCC register while for the high speed oscillator the source clock is selected by the FHS bit in the SCC register. The frequency of the slow speed or high speed system clock is also determined using the CKS2~CKS0 bits in the SCC register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator. In addition, the internal PLL frequency generator, whose clock source is supplied by an external crystal oscillator, can be enabled by a software control bit to generate various frequencies for the USB interface and system clock.





#### System Clock Configurations

## **Internal PLL Frequency Generator**

The internal PLL frequency generator is used to generate the frequency for the USB interface and the system clock. This PLL generator can be enabled or disabled by the PLL control bit PLLEN in the PLLC register. After a power on reset, the PLL control bit will be set to 1 to turn on the PLL generator. The PLL generator will provide a fixed 48MHz frequency for the USB operating frequency and another frequency for the system clock source which can be 6MHz, 12MHz, 16MHz. The selection of this system frequency is implemented using the PLLEN and PLLOS2~PLLOS0 bits in the PLLC register.

The following table illustrates the high frequency system clock  $f_{\mbox{\tiny H}}$  selected by the related control bits.

PLLEN	PLLOS2	PLLOS1	PLLOS0	fн
0	х	х	х	$f_{\text{HOSC}}$ – HXT or HIRC, depending on the FHS bit in the SCC register
1	0	х	х	$f_{\text{HOSC}}$ – HXT or HIRC, depending on the FHS bit in the SCC register
1	1	0	0	f <sub>PLL</sub> =6MHz
1	1	0	1	f <sub>PLL</sub> =12MHz
1	1	1	0	f <sub>PLL</sub> =16MHz
1	1	1	1	Reserved

"x": don't care



٠	PLLC	Register
---	------	----------

Bit	7	6	5	4	3	2	1	0
Name	D7	—	PLLIS	PLLOS2	PLLOS1	PLLOS0	PLLF	PLLEN
R/W	R/W	_	R/W	R/W	R/W	R/W	R	R/W
POR	0	—	0	0	0	0	0	1

Bit 7 **D7**: Reserved bit, cannot be used and must be fixed at 0

Bit 6 Unimplemented, read as "0"

Bit 5 PLLIS: PLL input clock source selection

0: 12MHz clock

1: 6MHz clock

If FHS=1, when a 12MHz crystal or resonator is used, the HXT frequency is divided by 2 and then multiplied by 8 using the internal PLL circuit, when a 6MHz crystal or resonator is used, the HXT frequency is directly multiplied by 8 using the internal PLL circuit.

If FHS=0, the 12MHz HIRC is selected, this bit will be automatically cleared to zero by the hardware.

Bit 4~2 PLLOS2~PLLOS0:  $f_{HOSC}$  or  $f_{PLL}$  for  $f_{H}$  clock source selection

- 0xx: f<sub>HOSC</sub> 100: f<sub>PLL</sub>=6MHz 101: f<sub>PLL</sub>=12MHz 110: f<sub>PLL</sub>=16MHz
- 111: Reserved

Bit 1 PLLF: PLL clock stable flag

0: Unstable

1: Stable

This bit is used to indicate whether the PLL clock is stable or not. When the PLLEN bit is set to 1 to enable the PLL clock, the PLLF bit will first be cleared to 0 and then set to 1 after the PLL clock is stable.

Bit 0

## PLLEN: PLL enable control


0: Disable 1: Enable



#### External Crystal/Ceramic Oscillator – HXT

The External Crystal/Ceramic System Oscillator is one of the high frequency oscillators. For most crystal oscillator configurations, the simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation, without requiring external capacitors. However, for some crystal types and frequencies, to ensure oscillation, it may be necessary to add two small value capacitors, C1 and C2. Using a ceramic resonator will usually require two small value capacitors, C1 and C2, to be connected as shown for oscillation to occur. The values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification. For USB applications, the HXT pins must be connected to a 6MHz or 12MHz crystal if the HXT oscillator is selected to be used.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with interconnecting lines are all located as close to the MCU as possible.



Note: 1. R<sub>P</sub> is normally not required. C1 and C2 are required. 2. Although not shown OSC1/OSC2 pins have a parasitic capacitance of around 7pF.

Crystal/Resonator O	scillator – HXT
---------------------	-----------------

Crystal Oscillator C1 and C2 Values						
Crystal Frequency	C1	C2				
12MHz	0pF	0pF				
8MHz	0pF	0pF				
6MHz	0pF	0pF				
4MHz	0pF	0pF				
1MHz	100pF	100pF				
Note: C1 and C2 values are for guidance only.						

Crystal Recommended Capacitor Values

#### Internal High Speed RC Oscillator – HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 12MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. Note that if this internal system clock option is selected, as it requires no external pins for its operation, I/O pins PD0 and PD1 are free for use as normal I/O pins. The HIRC has its own power supply pin, HVDD. The HVDD pin must be connected to VDD and a  $0.1\mu$ F capacitor to ground.



# External 32.768kHz Crystal Oscillator – LXT


The External 32.768kHz Crystal System Oscillator is one of the low frequency oscillator choices, which is selected via a software control bit, FSS. This clock source has a fixed frequency of 32.768kHz and requires a 32.768kHz crystal to be connected between pins XT1 and XT2. The external resistor and capacitor components connected to the 32.768kHz crystal are necessary to provide oscillation. For applications where precise frequencies are essential, these components may be required to provide frequency compensation due to different crystal manufacturing tolerances. After the LXT oscillator is enabled by setting the LXTEN bit to 1, there is a time delay associated with the LXT oscillator waiting for it to start-up.

However, for some crystals, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification. The external parallel feedback resistor,  $R_P$ , and the pull high resistor,  $R_U$ , are required.

The pin-shared software control bits determine if the XT1/XT2 pins are used for the LXT oscillator or as I/O or other pin-shared functional pins.

- If the LXT oscillator is not used for any clock source, the XT1/XT2 pins can be used as normal I/O or other pin-shared functional pins.
- If the LXT oscillator is used for any clock source, the 32.768kHz crystal should be connected to the XT1/XT2 pins.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with interconnecting lines are all located as close to the MCU as possible.



32.768kHz Crystal Recommended Capacitor Values

2.  $R_P=5M\sim10M\Omega$  is recommended. 3.  $R_U=10M\Omega$  is recommended.

# Internal 32kHz Oscillator – LIRC

The Internal 32kHz System Oscillator is one of the low frequency oscillator choices, which is selected via a software control bit, FSS. It is a fully integrated RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.




# **Operating Modes and System Clocks**

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

#### System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using configuration options and register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from a high frequency,  $f_{H}$ , or low frequency,  $f_{SUB}$ , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock can be sourced from an HXT or HIRC oscillator or the USB PLL output clock, selected via configuring the FHS bit in the SCC register together with the PLLEN and PLLOS2~PLLOS0 bits in the PLLC register. The low speed system clock source can be sourced from the internal clock  $f_{SUB}$ . If  $f_{SUB}$  is selected then it can be sourced by either the LXT or LIRC oscillators, selected via configuring the FSS bit in the SCC register. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_H/2~f_H/64$ .



#### **Device Clock Configurations**

Note: When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source,  $f_H \sim f_H/64$ , for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

# System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the NORMAL Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU	I	Register S	etting	fsys	fн	fsuв	fwpt	4
Mode	CPU	FHIDEN	FSIDEN	CKS2~CKS0	ISYS	ин	ISUB	IWDT	fpll
NORMAL	On	x	х	000~110	f <sub>H</sub> ~f <sub>H</sub> /64	On	On	On	On
SLOW	On	х	х	111	f <sub>sub</sub>	On/Off (1)	On	On	On/Off (3)
	LEO Off 0 1 -	0	4	000~110	Off	Off	On	On	Off
IDLEU		111	On	Oli	On	On	Oli		
IDLE1	Off	1	1	XXX	On	On	On	On	On
IDLE2	Off			000~110	On	0.5	Off	0	0.7
	Off 1 0	111	Off	On	Oli	On/Off <sup>(2)</sup>	On		
SLEEP	Off	0	0	XXX	Off	Off	Off	On/Off (2)	Off

"x": Don't care

Note: 1. The  $f_{\rm H}$  clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

- 2. The  $f_{WDT}$  clock can be switched on or off which is controlled by the WDT function being enabled or disabled.
- 3. The  $f_{PLL}$  clock can be switched on or off which is controlled by the PLLEN bit in the PLLC register in the SLOW mode.
- 4. The USB function is inactive in IDLE0 and SLEEP mode.

#### NORMAL Mode

As the name suggests this is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by one of the high speed oscillators. This mode operates allowing the microcontroller to operate normally with a clock source will come from one of the high speed oscillators, either the HXT or HIRC oscillators. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current. In the USB mode, the PLL circuit of which the clock source can be derived from the HXT or HIRC oscillator can generate a clock with a frequency of 6MHz, 12MHz or 16MHz as the device system clock.

#### **SLOW Mode**

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_{SUB}$ . The  $f_{SUB}$  clock is derived from either the LIRC or LXT oscillator determined by the FSS bit in the SCC register.

#### **SLEEP Mode**

The SLEEP Mode is entered when an HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped. The  $f_{SUB}$  clock provided to the peripheral function will also be stopped, too. However the  $f_{WDT}$  clock can continues to operate if the WDT function is enabled.



#### **IDLE0** Mode

The IDLE0 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

# **IDLE1 Mode**

The IDLE1 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

#### **IDLE2 Mode**

The IDLE2 Mode is entered when an HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

#### **Control Registers**

The registers, SCC, HIRCC, HXTC, LXTC and PLLC, are used to control the system clock and the corresponding oscillator configurations.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
SCC	CKS2	CKS1	CKS0	_	FHS	FSS	FHIDEN	FSIDEN	
HIRCC	CLKADJ	CLKADJF	CLKFIX	_	_	_	HIRCF	HIRCEN	
HXTC	_	—		—	_	HXTM	HXTF	HXTEN	
LXTC	—	—	—	—	—	_	LXTF	LXTEN	
PLLC	D7	—	PLLIS	PLLOS2	PLLOS1	PLLOS0	PLLF	PLLEN	

System Operating Mode Control Registers List

#### SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	—	FHS	FSS	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	—	R/W	R/W	R/W	R/W
POR	0	1	0		0	0	0	0

Bit 7~5 CKS2~CKS0: System clock selection

$000: f_{\rm H}$
$001: f_{\rm H}/2$
010: $f_{H}/4$
011: $f_{H}/8$
100: $f_H/16$
$101: f_H/32$
110: f <sub>H</sub> /64
111: f <sub>sub</sub>
1 1

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from  $f_H$  or  $f_{SUB}$ , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4 Unimplemented, read as "0"



Bit 3	<b>FHS</b> : High Frequency clock, f <sub>HOSC</sub> , selection 0: HIRC 1: HXT
Bit 2	FSS: Low Frequency clock selection 0: LIRC 1: LXT
Bit 1	FHIDEN: High Frequency oscillator control when CPU is switched off 0: Disable 1: Enable
	This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction.
Bit 0	<b>FSIDEN</b> : Low Frequency oscillator control when CPU is switched off 0: Disable 1: Enable
	This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction. The low frequency oscillator is controlled by this bit together with the WDT function enable control. If this bit is cleared to 0 but the WDT function is enabled, the $f_{WDT}$ clock will also be enabled.
HIRCC Red	lister

Bit 6

Bit	7	6	5	4	3	2	1	0	
Name	CLKADJ	CLKADJF	CLKFIX		_	_	HIRCF	HIRCEN	
R/W	R/W	R/W	R/W	—	—	—	R	R/W	
POR	0	0	0	_	_	_	0	1	
Bit 7 CLKADJ: HIRC clock automatic adjustment function control in the USB mode									

# 0: Disable

Note that if the user selects the HIRC as the system clock, the CLKADJ bit must be set to 1 to adjust the PLL frequency automatically.

CLKADJF: HIRC clock automatic adjustment stable flag

- 0: Unstable
- 1: Stable

The CLKADJF bit indicates whether the HIRC frequency adjusting operation is completed or not when the CLKADJ bit is set to 1. Users can continuously monitor the CLKADJF bit by application programs to make sure that the HIRC frequency accuracy is stably adjusted in the range of  $\pm 0.25\%$ .

The CLKADJF bit can be cleared by application program.

Bit 5 CLKFIX: HIRC clock fix automatic adjustment function control 0: Disable 1: Enable Note that when CLKADJF=1, the CLKFIX bit can be set high to fix the HIRC frequency accuracy in the range of  $\pm 0.25\%$ . Bit 4~2 Unimplemented, read as "0" Bit 1 HIRCF: HIRC oscillator stable flag 0: HIRC unstable 1: HIRC stable This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be

cleared to 0 and then set to 1 after the HIRC oscillator is stable.

- Bit 0 HIRCEN: HIRC oscillator enable control
  - 0: Disable
  - 1: Enable

<sup>1:</sup> Enable



#### HXTC Register

Bit	7	6	5	4	3	2	1	0
Name	_		—	—	_	HXTM	HXTF	HXTEN
R/W	—		—	—	—	R/W	R	R/W
POR			—	—		0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2

HXTM: HXT mode selection

0: HXT frequency  $\leq 10$ MHz

1: HXT frequency > 10MHz

This bit is used to select the HXT oscillator operating mode. Note that this bit must be properly configured before the HXT is enabled. When the HXTEN bit is set to 1 to enable the HXT oscillator, it is invalid to change the value of this bit.

#### Bit 1 HXTF: HXT oscillator stable flag

0: HXT unstable

1: HXT stable

This bit is used to indicate whether the HXT oscillator is stable or not. When the HXTEN bit is set to 1 to enable the HXT oscillator, the HXTF bit will first be cleared to 0 and then set to 1 after the HXT oscillator is stable.

Bit 0 HXTEN: HXT oscillator enable control

0: Disable

1: Enable

#### LXTC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	LXTF	LXTEN
R/W	—	—	—	—	—	—	R	R/W
POR	—	_	—	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 LXTF: LXT oscillator stable flag

0: LXT unstable

1: LXT stable

This bit is used to indicate whether the LXT oscillator is stable or not. When the LXTEN bit is set to 1 to enable the LXT oscillator, the LXTF bit will first be cleared to 0 and then set to 1 after the LXT oscillator is stable.

Bit 0

## 0 LXTEN: LXT oscillator enable control

0: Disable 1: Enable



٠	PLLC	Register
---	------	----------

Bit	7	6	5	4	3	2	1	0
Name	D7	—	PLLIS	PLLOS2	PLLOS1	PLLOS0	PLLF	PLLEN
R/W	R/W	_	R/W	R/W	R/W	R/W	R	R/W
POR	0	—	0	0	0	0	0	1

Bit 7 **D7**: Reserved bit, cannot be used and must be fixed at 0

Bit 6 Unimplemented, read as "0"

Bit 5 PLLIS: PLL input clock source selection

0: 12MHz clock

1: 6MHz clock

If FHS=1, when a 12MHz crystal or resonator is used, the HXT frequency is divided by 2 and then multiplied by 8 using the internal PLL circuit, when a 6MHz crystal or resonator is used, the HXT frequency is directly multiplied by 8 using the internal PLL circuit.

If FHS=0, the 12MHz HIRC is selected, this bit will be automatically cleared to zero by the hardware.

Bit 4~2 PLLOS2~PLLOS0:  $f_{HOSC}$  or  $f_{PLL}$  for  $f_H$  clock source selection

 $\begin{array}{l} 0xx: f_{HOSC} \\ 100: f_{PLL}{=}6MHz \\ 101: f_{PLL}{=}12MHz \\ 110: f_{PLL}{=}16MHz \\ 111: f_{PLL}{=}24MHz \end{array}$ 

Bit 1 PLLF: PLL clock stable flag

0: Unstable

1: Stable

This bit is used to indicate whether the PLL clock is stable or not. When the PLLEN bit is set to 1 to enable the PLL clock, the PLLF bit will first be cleared to 0 and then set to 1 after the PLL clock is stable.

Bit 0

# PLLEN: PLL enable control


0: Disable 1: Enable



# **Operating Mode Switching**

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the NORMAL Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the NORMAL/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When an HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.






### NORMAL Mode to SLOW Mode Switching

When running in the NORMAL Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LXT or LIRC oscillator determined by the FSS bit in the SCC register and therefore requires this oscillator to be stable before full mode switching occurs.






#### SLOW Mode to NORMAL Mode Switching

In SLOW mode the system clock is derived from  $f_{SUB}$ . When system clock is switched back to the NORMAL mode from  $f_{SUB}$ , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to  $f_{\rm H}$ - $f_{\rm H}/64$ .

However, if  $f_H$  is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the NORMAL mode from the SLOW Mode. This is monitored using the HXTF bit in the HXTC register or the HIRCF bit in the HIRCC register or the PLLF bit in the PLLC register. The time duration required for the high speed system oscillator stabilization is specified in the A.C. characteristics.



#### **Entering the SLEEP Mode**

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.
- The USB will enter the suspend mode if the USB function is enabled.



### Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The  $f_{\rm H}$  clock will be stopped and the application program will stop at the "HALT" instruction, but the  $f_{SUB}$  clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.
- The USB will enter the suspend mode if the USB function is enabled.

### Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The  $f_H$  and  $f_{SUB}$  clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

### Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The  $f_{\rm H}$  clock will be on but the  $f_{SUB}$  clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.



#### Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LXT or LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

#### Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- · An external pin reset
- An USB reset signal reset
- · An external trigger edge on I/O Port
- A system interrupt
- A WDT overflow

If the system is woken up by an external pin or USB reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on I/O Port can be setup using the PAWUEG0, PAWUEG1 or PBWU~PFWU register to permit an active trigger edge transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.



# Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

### Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, fwDT, which can be sourced from either the LXT or LIRC oscillator determined by the FSS bit in the SCC register. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The LXT oscillator is supplied by an external 32.768kHz crystal. The Watchdog Timer source clock is then subdivided by a ratio of 2<sup>8</sup> to 2<sup>18</sup> to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

### Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable operation.

### WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT function software control

01010: Enable

Other values: Reset MCU

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after 2~3 f<sub>LIRC</sub> clock cycles and the WRF bit in the RSTFC register will be set high.

#### Bit 2~0 WS2~WS0: WDT time-out period selection

000:	$2^8/f_{WDT}$
001:	$2^{10}/f_{WDT}$
010:	$2^{12}/f_{WDT}$
011:	$2^{14}/f_{WDT}$
100:	$2^{15}/f_{WDT}$
101:	$2^{16}/f_{WDT}$

- 110: 2<sup>17</sup>/f<sub>WDT</sub>
- 111: 218/fwdt

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

<sup>10101:</sup> Disable



#### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	—	LVRF	LRF	WRF
R/W	_	_	—	—	—	R/W	R/W	R/W
POR	_		_	_		х	0	0

"x": unknown

Bit 7~3	Unimplemented, read as "0"
Bit 2	LVRF: LVR function reset flag
	Described elsewhere.
Bit 1	LRF: LVR control register software reset flag
	Described elsewhere.
Bit 0	<ul><li>WRF: WDT control register software reset flag</li><li>0: Not occurred</li><li>1: Occurred</li><li>This bit is set to 1 by the WDT Control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.</li></ul>

### Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, these clear instructions will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable/disable control and reset control of the Watchdog Timer. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B while the WDT function will be enabled if the WE4~WE0 bits are equal to 01010B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after 2~3 f<sub>LIRC</sub> clock cycles. After power on these bits will have a value of 01010B.

WE4~WE0 Bits	WDT Function
10101B	Disable
01010B	Enable
Any other value	Reset MCU


Watchdog Timer Enable/Disable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Four methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction, the third is via a HALT instruction and the fourth is an external hardware reset, which means a low level on the external RES pin.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the  $2^{18}$  division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 second for the  $2^{18}$  division ratio, and a minimum timeout of 8ms for the  $2^{8}$  division ratio.





# **Reset and Initialisation**

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

In addition to the power-on reset, situations may arise where it is necessary to forcefully apply a reset condition when the device is running. One example of this is where after power has been applied and the device is already running, the  $\overline{\text{RES}}$  line is forcefully pulled low. In such a case, known as a normal operation reset, some of the registers remain unchanged allowing the device to proceed with normal operation after the reset line is allowed to return high.


Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup. Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, similar to the  $\overline{\text{RES}}$  reset is implemented in situations where the power supply voltage falls below a certain threshold.

### **Reset Functions**

There are several ways in which a microcontroller reset can occur, through events occurring both internally and externally:

#### **Power-on Reset**

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Note: t<sub>RSTD</sub> is power-on delay, typical time=50ms Power-on Reset Timing Chart




#### **RES** Pin Reset

Although the microcontroller has an internal RC reset function, if the  $V_{DD}$  power supply rise time is not fast enough or does not stabilise quickly at power-on, the internal reset function may be incapable of providing proper reset operation. For this reason it is recommended that an external RC network is connected to the RES pin, whose additional time delay will ensure that the RES pin remains low for an extended period to allow the power supply to stabilise. During this time delay, normal operation of the microcontroller will be inhibited. After the RES line reaches a certain voltage value, the reset delay time  $t_{RSTD}$  is invoked to provide an extra delay time after which the microcontroller will begin normal operation. The abbreviation SST in the figures stands for System Start-up Timer.

For most applications a resistor connected between VDD and the  $\overline{\text{RES}}$  pin and a capacitor connected between VSS and the  $\overline{\text{RES}}$  pin will provide a suitable external reset circuit. Any wiring connected to the  $\overline{\text{RES}}$  pin should be kept as short as possible to minimise any stray noise interference.

For applications that operate within an environment where more noise is present the Enhanced Reset Circuit shown is recommended.




Note: \* It is recommended that this component is added for added ESD protection.

\*\* It is recommended that this component is added in environments where power line noise is significant.



More information regarding external reset circuits is located in Application Note HA0075E on the Holtek website.

Pulling the  $\overline{\text{RES}}$  Pin low using external hardware will also execute a device reset. In this case, as in the case of other resets, the Program Counter will reset to zero and program execution initiated from this point.






#### Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provides an MCU reset should the value fall below a certain predefined level.

The LVR function is always enabled with a specific LVR voltage  $V_{LVR}$ . If the supply voltage of the device drops to within a range of  $0.9V \sim V_{LVR}$  such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between  $0.9V \sim V_{LVR}$  must exist for a time greater than that specified by  $t_{LVR}$  in the LVR/LVD characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual  $V_{LVR}$  value can be selected by the LVS bits in the LVRC register. If the LVS7~LVS0 bits are changed to some different values by environmental noise, the LVR will reset the device after 2~3  $f_{LIRC}$  clock cycles. When this happens, the LRF bit in the RSTFC register will be set to 1. After power on the register will have the value of 01010101B. Note that the LVR function will be automatically disabled when the device enters the power down mode.



Note: t<sub>RSTD</sub> is power-on delay, typical time=50ms Low Voltage Reset Timing Chart

#### LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	0	1	0	1	0	1

Bit 7~0

LVS7~LVS0: LVR Voltage Select control 01010101: 2.1V 00110011: 2.55V

10011001: 3.15V

10101010: 3.8V

Any other value: Generates MCU reset - register is reset to POR value

When an actual low voltage condition occurs, as specified by one of the four defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a  $t_{LVR}$  time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the four defined LVR values above, will also result in the generation of an MCU reset. The reset operation will be activated after 2~3  $f_{\rm LIRC}$  clock cycles. However in this situation the register contents will be reset to the POR value.



#### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	LVRF	LRF	WRF
R/W	_	—	—	—	—	R/W	R/W	R/W
POR	_	_	_	—	_	х	0	0


"x": unknown

Bit 7~3	Unimplemented, read as "0"
---------	----------------------------

Bit 2	LVRF: LVR function reset flag 0: Not occur
	1: Occurred
	This bit is set to 1 when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to 0 by the application program.
Bit 1	LRF: LVR control register software reset flag 0: Not occur 1: Occurred
	This bit is set to 1 if the LVRC register contains any non-defined LVR voltage register values. This in effect acts like a software-reset function. This bit can only be cleared to 0 by the application program.
Bit 0	WRF: WDT control register software reset flag
	Describe elsewhere.

#### Watchdog Time-out Reset during Normal Operation


The Watchdog time-out Reset during normal operation is the same as a hardware  $\overline{\text{RES}}$  pin reset except that the Watchdog time-out flag TO will be set to "1".



Note:  $t_{RSTD}$  is power-on delay, typical time=16.7ms WDT Time-out Reset during Normal Operation Timing Chart

### Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the A.C. Characteristics for  $t_{\text{SST}}$  details.



WDT Time-out Reset during SLEEP or IDLE Timing Chart



### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	Power-on reset
u	u	RES, LVR or USB reset during NORMAL or SLOW Mode operation
1	u	WDT time-out reset during NORMAL or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT	Clear after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

Register	Power On Reset	RES Reset (Normal)	RES Reset (IDLE/SLEEP)	WDT Time-out (Normal)	WDT Time-out (IDLE/SLEEP)	USB-reset (Normal)	USB-reset (IDLE/SLEEP)
IAR0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
MP0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
IAR1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
MP1L	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
MP1H	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBHP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
STATUS	xx00 xxxx	uuuu uuuu	uu01 uuuu	xx1u uuuu	uu11 uuuu	xxuu uuuu	xxuu uuuu
PBP	000	uuu	uuu	uuu	uuu	uuu	uuu
IAR2	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
MP2L	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
MP2H	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
RSTFC	x00	uuu	uuu	uuu	uuu	uuu	uuu
INTC0	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu	-000 0000	-000 0000
INTC1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
INTC2	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
INTC3	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu	1111 1111	1111 1111



Register	Power On Reset	RES Reset (Normal)	RES Reset (IDLE/SLEEP)	WDT Time-out (Normal)	WDT Time-out (IDLE/SLEEP)	USB-reset (Normal)	USB-reset (IDLE/SLEEP)
PAC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu	1111 1111	1111 1111
PAPU	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PAWUEG0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PAWUEG1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PB	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu	1111 1111	1111 1111
PBC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu	1111 1111	1111 1111
PBPU	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PBWU	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu	1111 1111	1111 1111
PCC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu	1111 1111	1111 1111
PCPU	0000 0000	0000 0000	0000 0000	0000 0000	<u>uuuu uuuu</u>	0000 0000	0000 0000
PCWU	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
PE	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu	1111 11u1	1111 11u1
PEC	1111 1111	1111 1111	1111 1111	1111 1111		1111 1111	1111 1111
PEPU	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
PEWU	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
SPIAC0	11100	11100	11100	11100		11100	11100
SPIAC0	00 0000				uuuuu		
		00 0000	00 0000	00 0000	uu uuuu	00 0000	00 0000
SPIAD	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX		XXXX XXXX	XXXX XXXX
LVRC	0101 0101	0101 0101	0101 0101	0101 0101	uuuu uuuu	0101 0101	0101 0101
LVDC	00 0000	00 0000	00 0000	00 0000	uu uuuu	00 0000	00 0000
USR	0000 1011	0000 1011	0000 1011	0000 1011	uuuu uuuu	0000 1011	0000 1011
UCR1	0000 00x0	0000 00x0	0000 00x0	0000 00x0	uuuu uuuu	0000 00x0	0000 00x0
UCR2	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
TXR_RXR	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu	XXXX XXXX	XXXX XXXX
BRG	XXXX XXXX	XXXX XXXX	XXXX XXXX	xxxx xxxx	uuuu uuuu	XXXX XXXX	XXXX XXXX
STMC0	0000 0	0000 0	0000 0	0000 0	uuuu u	0000 0	0000 0
STMC1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
STMDL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
STMDH	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
STMAL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
STMAH	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
STMRP	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM0C0	0000 0	0000 0	0000 0	0000 0	uuuu u	0000 0	0000 0
PTM0C1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM0DL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM0DH	00	00	00	00	uu	00	00
PTM0AL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM0AH	00	00	00	00	uu	00	00
PTMORPL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM0RPH	00	00	00	00	u u	00	00
EEAL	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
EEAH	00 0000	00 0000	00 0000	00 0000		00 0000	00 0000
EED	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
FARL	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
FD0L	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
FD1L	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
FD1L FD2L	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
	+						
FD3L	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM2C0	0000 0	0000 0	0000 0	0000 0	uuuu u	0000 0	0000 0
PTM2C1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000



Register	Power On Reset	RES Reset (Normal)	RES Reset (IDLE/SLEEP)	WDT Time-out (Normal)	WDT Time-out (IDLE/SLEEP)	USB-reset (Normal)	USB-reset (IDLE/SLEEP)
PTM2DL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM2DH	00	00	00	00	uu	00	00
PTM2AL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM2AH	00	00	00	00	uu	00	00
PTM2RPL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM2RPH	00	00	00	00	u u	00	00
WDTC	0101 0011	0101 0011	0101 0011	0101 0011	uuuu uuuu	0101 0011	0101 0011
SADOL	xxxx	xxxx	xxxx	xxxx	uuuu (ADRFS=0)	xxxx	xxxx
					(ADRFS=1)		
SADOH	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu (ADRFS=0) uuuu	xxxx xxxx	xxxx xxxx
					(ADRFS=1)		
SADC0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
SADC1	0000 -000	0000 -000	0000 -000	0000 -000	uuuu -uuu	0000 -000	0000 -000
SADC2	00 0000	00 0000	00 0000	00 0000	uu uuuu	00 0000	00 0000
SCC	010- 0000	010- 0000	010-0000	010-0000	uuu- uuuu	010- 0000	010-0000
HIRCC	00001	uuu01	uuu01	uuu01	uuuuu	uuu01	uuu01
НХТС	000	000	000	000	uuu	000	000
LXTC	00	00	00	00	u u	00	00
MDUWR0	xxxx xxxx	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
MDUWR1	xxxx xxxx	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
MDUWR2	xxxx xxxx	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
MDUWR3	xxxx xxxx	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
MDUWR4	xxxx xxxx	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
MDUWR5	xxxx xxxx	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
MDUWCTRL	00	00	00	00	uu	00	00
PLLC	0-00 0001	0-uu uu0u	0-uu uu0u	0-uu uu0u	u-uu uuuu	0-uu uu0u	0-uu uu0u
TBOC	0000	0000	0000	0000	uuuu	0000	0000
TB1C	0000	0000	0000	0000	uuuu	0000	0000
SYSC	-0000x	-0000x	-0000x	-0000x	-uuuux	-0000x	-0000x
USB STAT	11xx 000-	uuxx uuu-				uuxx uuu-	uuxx uuu-
UINT	0000 0000						
USC	1000 xxxx	uuuu xuux				uuuu 0100	uuuu 0100
UESR	XXXX XXXX						
UCC	0-0x 0xxx	u-uu uuuu	u-uu uuuu	u-uu uuuu	u-uu uuuu	u-u0 u000	u-u0 u000
AWR	XXXX XXXX	uuuu uuuu	<u>uuuu uuuu</u>		uuuu uuuu	0000 0000	0000 0000
STLI	XXXX XXXX	uuuu uuuu	uuuu uuuu	<u>uuuu uuuu</u>	uuuu uuuu	0000 0000	0000 0000
STLO	XXXX XXX-	uuuu uuu-	uuuu uuu-	uuuu uuu-	uuuu uuu-	0000 000-	0000 000-
SIES	XXXX XXXX	uxxx xuuu	uxxx xuuu	uxxx xuuu	uxxx xuuu	0000 0000	0000 0000
MISC	xxx0 -xxx	xxuu -uxx	xxuu -uxx	xxuu -uxx	xxuu -uxx	000u -000	000u -000
UFIEN	0000 0000	uuuu uuuu	uuuu uuuu	<u>uuuu uuuu</u>	uuuu uuuu	uuuu uuuu	uuuu uuuu
UFOEN	0000 0000	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
UFC0	0000 00	uuuu uu	uuuu uu	uuuu uu	uuuu uu	uuuu uu	uuuu uu
UFC1	0000 0000	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
UFC2	0000	uuuu	uuuu	uuuu	uuuu	uuuu	uuuu
FIFO0	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
FIFO1	xxxx xxxx	uuuu uuuu	uuuu uuuu	นนนน นนนน	uuuu uuuu	uuuu uuuu	uuuu uuuu
FIFO2	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
FIFO3							



Destat	Power On	RES Reset	RES Reset	WDT Time-out	WDT Time-out	USB-reset	USB-reset
Register	Reset	(Normal)	(IDLE/SLEEP)	(Normal)	(IDLE/SLEEP)	(Normal)	(IDLE/SLEEP)
FIFO5	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
FIFO6	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
FIFO7	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
SIMC0	111- 0000	111- 0000	111- 0000	111- 0000	uuu- uuuu	111- 0000	111- 0000
SIMC1	1000 0001	1000 0001	1000 0001	1000 0001	uuuu uuuu	1000 0001	1000 0001
SIMD	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu	XXXX XXXX	XXXX XXXX
SIMA/SIMC2	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
SIMTOC	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
SLEWC0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
SLEWC1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
SLEWC2	00 0000	00 0000	00 0000	00 0000	uu uuuu	00 0000	00 0000
VBGRC	0	0	0	0	u	0	0
MFI0	0000	0000	0000	0000	uuuu	0000	0000
MFI1	0000	0000	0000	0000	uuuu	0000	0000
MFI2	0000	0000	0000	0000	uuuu	0000	0000
MFI3	0000	0000	0000	0000	uuuu	0000	0000
MFI4	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
MFI5	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PMPS	00 0000	00 0000	00 0000	00 0000	uu uuuu	00 0000	00 0000
DRVCC0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
DRVCC1	000	000	000	000	uuu	000	000
IFS	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu	-000 0000	-000 0000
INTEG	0000	0000	0000	0000	uuuu	0000	0000
PD	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu	1111 1111	1111 1111
PDC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu	1111 1111	1111 1111
PDPU	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PDWU	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PF	1	1	1	1	u	1	1
PFC	1	1	1	1	u	1	1
PFPU	0	0	0	0	u	0	0
PFWU	0	0	0	0	u	0	0
PAS0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PAS1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PBS0	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
PBS1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PCS0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PCS1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PDS0	0000	0000	0000	0000	uuuu	0000	0000
PDS1	0000 00	0000 00	0000 00	0000 00	uuuu uu	0000 00	0000 00
PES0	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
PES1	0000	0000	0000	0000		0000	0000
PTM1C0	0000 0	0000 0	0000 0	0000 0	uuuu u	0000 0	0000 0
PTM1C1	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
PTM1DL	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
PTM1DH	00	00	0 0	00	u u	00	00
PTM1AL	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
PTM1AL	00	00	00	00	u u	00	00
PTM1RPL	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
PTM1RPH	00	00	00	00	u u	00	00
EEC	0 0000	0 0000	0 0000	0 0000	u uuuu	0 0000	0 0000
	00-00					00-u0	00-u0
FRCR		000-u0	00-u0	00-u0	uu-uu		
FCR	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000



Register	Power On Reset	RES Reset (Normal)	RES Reset	WDT Time-out (Normal)	WDT Time-out (IDLE/SLEEP)	USB-reset (Normal)	USB-reset (IDLE/SLEEP)
FARH	0000 0000	0000 0000	0000 0000	0000 0000		0000 0000	0000 0000
FD0H	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
FD1H	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
FD2H	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
FD3H	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM3C0	0000 0	0000 0	0000 0	0000 0	uuuu u	0000 0	0000 0
PTM3C1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM3DL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM3DH	00	00	00	00	uu	00	00
PTM3AL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
РТМЗАН	00	00	00	00	uu	00	00
PTM3RPL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM3RPH	00	00	00	00	uu	00	00
PTM4C0	0000 0	0000 0	0000 0	0000 0	uuuu u	0000 0	0000 0
PTM4C1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM4DL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM4DH	00	00	00	00	uu	00	00
PTM4AL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM4AH	00	00	00	00	uu	00	00
PTM4RPL	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu	0000 0000	0000 0000
PTM4RPH	00	00	00	00	uu	00	00
CMP0C	-0001	-0001	-0001	-0001	-uuuu	-0001	-0001
CMP1C	-0001	-0001	-0001	-0001	-uuuu	-0001	-0001
PSCR	00	00	00	00	uu	00	00

Note: "u" stands for unchanged "x" stands for unknown "-" stands for unimplemented



# Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PF. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWUEG0	PAWUEG07	PAWUEG06	PAWUEG05	PAWUEG04	PAWUEG03	PAWUEG02	PAWUEG01	PAWUEG00
PAWUEG1	PAWUEG17	PAWUEG16	PAWUEG15	PAWUEG14	PAWUEG13	PAWUEG12	PAWUEG11	PAWUEG10
PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PBWU	PBWU7	PBWU6	PBWU5	PBWU4	PBWU3	PBWU2	PBWU1	PBWU0
PC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
PCC	PCC7	PCC6	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
PCPU	PCPU7	PCPU6	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0
PCWU	PCWU7	PCWU6	PCWU5	PCWU4	PCWU3	PCWU2	PCWU1	PCWU0
PD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
PDC	PDC7	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0
PDPU	PDPU7	PDPU6	PDPU5	PDPU4	PDPU3	PDPU2	PDPU1	PDPU0
PDWU	PDWU7	PDWU6	PDWU5	PDWU4	PDWU3	PDWU2	PDWU1	PDWU0
PE	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
PEC	PEC7	PEC6	PEC5	PEC4	PEC3	PEC2	PEC1	PEC0
PEPU	PEPU7	PEPU6	PEPU5	PEPU4	PEPU3	PEPU2	PEPU1	PEPU0
PEWU	PEWU7	PEWU6	PEWU5	PEWU4	PEWU3	PEWU2	PEWU1	PEWU0
PF	_	_	_	_	_		_	PF0
PFC							_	PFC0
PFPU				_			_	PFPU0
PFWU	_	_		_	_		—	PFWU0

"-": Unimplemented, read as "0".

I/O Logic Function Registers List

### **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using registers, namely PAPU~PFPU, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as an input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

**PxPUn**: I/O Port x Pin pull-high function control

0: Disable

1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x"can be A, B, C, D, E and F. However, the actual available bits for each I/O Port may be different.

### I/O Port Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port B ~Port F pins from high to low, while from high to low or from low to high or both on one of the Port A pins. This function is especially suitable for applications that can be woken up via external switches. Each pin on PA~PF can be selected individually to have this wake-up feature using the PAWUEG0, PAWUEG1, PBWU~PFWU registers.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin-shared functional pin is selected as general purpose input/output and the MCU enters the Power down mode.

PxWU Register

Bit	7	6	5	4	3	2	1	0
Name	PxWU7	PxWU6	PxWU5	PxWU4	PxWU3	PxWU2	PxWU1	PxWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

**PxWUn**: I/O Port x Pin wake-up function control

- 0: Disable
- 1: Enable

The PxWUn bit is used to control the pin wake-up function. Here the "x" can be B, C, D, E and F. However, the actual available bits for each I/O Port may be different.

## Port A Wake-up Polarity Control Register

The Port A can be setup to have a choice of wake-up polarity using specific registers. Each pin on Port A can be selected individually to have this Wake-up polarity feature using the PAWUEG0 or PAWUEG1 register.



#### PAWUEG0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAWUEG07	PAWUEG06	PAWUEG05	PAWUEG04	PAWUEG03	PAWUEG02	PAWUEG01	PAWUEG00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

### Bit 7~6 PAWUEG07~PAWUEG06: PA3 wake-up edge control

00: Disable

- 01: Rising edge trigger
- 10: Falling edge trigger
- 11: Rising and falling edges trigger

### Bit 5~4 PAWUEG05~PAWUEG04: PA2 wake-up edge control

00: Disable

- 01: Rising edge trigger
- 10: Falling edge trigger
- 11: Rising and falling edges trigger

#### Bit 3~2 **PAWUEG03~PAWUEG02**: PA1 wake-up edge control

- 00: Disable
- 01: Rising edge trigger
- 10: Falling edge trigger
- 11: Rising and falling edges trigger

#### Bit 1~0 PAWUEG01~PAWUEG00: PA0 wake-up edge control

- 00: Disable
- 01: Rising edge trigger
- 10: Falling edge trigger
- 11: Rising and falling edges trigger

#### PAWUEG1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAWUEG17	PAWUEG16	PAWUEG15	PAWUEG14	PAWUEG13	PAWUEG12	PAWUEG11	PAWUEG10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

### Bit 7~6 **PAWUEG17~PAWUEG16**: PA7 wake-up edge control

- 00: Disable
- 01: Rising edge trigger
- 10: Falling edge trigger
- 11: Rising and falling edges trigger
- Bit 5~4 PAWUEG15~PAWUEG14: PA6 wake-up edge control
  - 00: Disable
  - 01: Rising edge trigger
  - 10: Falling edge trigger
  - 11: Rising and falling edges trigger
- Bit 3~2 PAWUEG13~PAWUEG12: PA5 wake-up edge control
  - 00: Disable
    - 01: Rising edge trigger
  - 10: Falling edge trigger
  - 11: Rising and falling edges trigger

### Bit 1~0 PAWUEG11~PAWUEG10: PA4 wake-up edge control

- 00: Disable
- 01: Rising edge trigger
- 10: Falling edge trigger
- 11: Rising and falling edges trigger



### I/O Port Control Registers

Each I/O port has its own control register known as PAC~PFC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

### PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

**PxCn**: I/O Port x Pin type selection

0: Output

1: Input

The PxCn bit is used to control the pin type selection. Here the "x"can be A, B, C, D, E and F. However, the actual available bits for each I/O Port may be different.

### Port A Power Source Control Register

The Port A and PC7~PC4 can be setup to have a choice of various power source using specific register. The Port A and PC7~PC4 must be selected by nibble pins to have various power sources using the PMPS register.

### PMPS Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	PMPS5	PMPS4	PMPS3	PMPS2	PMPS1	PMPS0
R/W	—	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	_	0	0	0	0	0	0

Bit 5~4	<ul> <li>PMPS5~PMPS4: PC7~PC4 power supply selection</li> <li>00: VDD</li> <li>01: VDD</li> <li>10: VDDIO</li> <li>11: V33O, 3.3V regulator output</li> </ul>
Bit 3~2	PMPS3~PMPS2: PA7~PA4 power supply selection 00: VDD 01: VDD 10: VDDIO 11: V33O, 3.3V regulator output

Bit 1~0 **PMPS1~PMPS0**: PA3~PA0 power supply selection

- 00: VDD
- 01: VDD
- 10: VDDIO
- 11: V33O, 3.3V regulator output



### I/O Port Output Slew Rate Control Registers

The I/O ports, PA~PF, can be setup to have a choice of various slew rate using specific registers. The PA~PF must be selected by nibble pins to have various slew rate using the SLEWC0~SLEWC2 registers. Refer to the D.C. Characteristics section to obtain the exact value.

Register				В	it			
Name	7	6	5	4	3	2	1	0
SLEWC0	SLEWC07	SLEWC06	SLEWC05	SLEWC04	SLEWC03	SLEWC02	SLEWC01	SLEWC00
SLEWC1	SLEWC17	SLEWC16	SLEWC15	SLEWC14	SLEWC13	SLEWC12	SLEWC11	SLEWC10
SLEWC2	_	_	SLEWC25	SLEWC24	SLEWC23	SLEWC22	SLEWC21	SLEWC20

**Output Slew Rate Control Registers List** 

#### SLEWC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SLEWC07	SLEWC06	SLEWC05	SLEWC04	SLEWC03	SLEWC02	SLEWC01	SLEWC00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 SLEWC07~SLEWC06: PB7~PB4 output slew rate selection

00: Slew rate=Level 0

01: Slew rate=Level 1

10: Slew rate=Level 2

11: Slew rate=Level 3

Bit 5~4 SLEWC05~SLEWC04: PB3~PB0 output slew rate selection

- 00: Slew rate=Level 0
- 01: Slew rate=Level 1
- 10: Slew rate=Level 2
- 11: Slew rate=Level 3

#### Bit 3~2 SLEWC03~SLEWC02: PA7~PA4 output slew rate selection

- 00: Slew rate=Level 0
- 01: Slew rate=Level 1
- 10: Slew rate=Level 2
- 11: Slew rate=Level 3

#### Bit 1~0 SLEWC01~SLEWC00: PA3~PA0 output slew rate selection

- 00: Slew rate=Level 0
- 01: Slew rate=Level 1
- 10: Slew rate=Level 2
- 11: Slew rate=Level 3
- Note: Users should refer to the D.C. Characteristics section to obtain the exact value for different applications.



#### SLEWC1 Register

-	J							
Bit	7	6	5	4	3	2	1	0
Name	SLEWC17	SLEWC16	SLEWC15	SLEWC14	SLEWC13	SLEWC12	SLEWC11	SLEWC10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6	SLEWC17~SLEWC16: PD7~PD4 output slew rate selection 00: Slew rate=Level 0 01: Slew rate=Level 1 10: Slew rate=Level 2 11: Slew rate=Level 3							
Bit 5~4	SLEWC15~SLEWC14: PD3~PD0 output slew rate selection 00: Slew rate=Level 0 01: Slew rate=Level 1 10: Slew rate=Level 2 11: Slew rate=Level 3							
Bit 3~2	SLEWC13~SLEWC12: PC7~PC4 output slew rate selection 00: Slew rate=Level 0 01: Slew rate=Level 1 10: Slew rate=Level 2 11: Slew rate=Level 3							
Bit 1~0	00: Sle 01: Sle 10: Sle 11: Sle	ew rate=Lev ew rate=Lev ew rate=Lev ew rate=Lev ew rate=Lev	vel 0 vel 1 vel 2 vel 3	-PC0 outpu				
	1 11	C ( (1 T		, · ,·	1	· · /1	4 1 0	1.00

Note: Users should refer to the D.C. Characteristics section to obtain the exact value for different applications.

### SLEWC2 Register

Bit	7	6	5	4	3	2	1	0
Name		—	SLEWC25	SLEWC24	SLEWC23	SLEWC22	SLEWC21	SLEWC20
R/W	_	—	R/W	R/W	R/W	R/W	R/W	R/W
POR			0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

- 00: Slew rate=Level 0
- 01: Slew rate=Level 1
- 10: Slew rate=Level 2
- 11: Slew rate=Level 3

Bit 3~2 SLEWC23~SLEWC22: PE7~PE4 output slew rate selection

- 00: Slew rate=Level 0
- 01: Slew rate=Level 1
- 10: Slew rate=Level 2
- 11: Slew rate=Level 3

### Bit 1~0 SLEWC21~SLEWC20: PE3~PE0 output slew rate selection

- 00: Slew rate=Level 0
- 01: Slew rate=Level 1
- 10: Slew rate=Level 2
- 11: Slew rate=Level 3
- Note: Users should refer to the D.C. Characteristics section to obtain the exact value for different applications.



### I/O Port Output Current Control Registers

The I/O ports, PA~PF, can be setup to have a choice of high or low drive currents using specific registers. The PA~PF must be selected by nibble pins to have various output current using the DRVCC0 and DRVCC1 registers. Refer to the D.C. Characteristics section to obtain the exact value.

Register		Bit						
Name	7	6	5	4	3	2	1	0
DRVCC0	DRVCC07	DRVCC06	DRVCC05	DRVCC04	DRVCC03	DRVCC02	DRVCC01	DRVCC00
DRVCC1		—		—		DRVCC12	DRVCC11	DRVCC10

#### **Output Current Control Registers List**

#### DRVCC0 Register

Bit	7	6	5	4	3	2	1	0
Name	DRVCC07	DRVCC06	DRVCC05	DRVCC04	DRVCC03	DRVCC02	DRVCC01	DRVCC00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0 0 0 0 0 0 0 0						
Bit 7	<b>DRVCC07</b> : PD7~PD4 source & sink current selection 0: Source & Sink current=Level 0 (Min.) 1: Source & Sink current=Level 1 (Max.)							
Bit 6	0: Sou	rce & Sink	current=Le	& sink curr evel 0 (Min. evel 1 (Max	/	n		
Bit 5								
Bit 4	0: Sou	rce & Sink	current=Le	& sink curr evel 0 (Min. evel 1 (Max	·	n		
Bit 3	0: Sou	rce & Sink	current=Le	& sink curr evel 0 (Min. evel 1 (Max	/	n		
Bit 2	0: Sou	rce & Sink	current=Le	& sink curr evel 0 (Min. evel 1 (Max	·	n		
Bit 1								
Bit 0	<b>DRVCC00</b> : PA3~PA0 source & sink current selection 0: Source & Sink current=Level 0 (Min.) 1: Source & Sink current=Level 1 (Max.)							
Note: Users should refer to the D.C. Characteristics section to obtain the exact value for different applications.								



#### DRVCC1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	_	—	_	DRVCC12	DRVCC11	DRVCC10
R/W	—	—	_	_	—	R/W	R/W	R/W
POR	—	—	—		_	0	0	0
Bit 7~3	Bit 7~3 Unimplemented, read as "0"							
Bit 2	DRVCC12: PF0 source & sink current selection 0: Source & Sink current=Level 0 (Min.) 1: Source & Sink current=Level 1 (Max.)							
Bit 1	DRVCC11: PE7~PE4 source & sink current selection 0: Source & Sink current=Level 0 (Min.) 1: Source & Sink current=Level 1 (Max.)							
Bit 0	DRVCC10: PE3~PE0 source & sink current selection 0: Source & Sink current=Level 0 (Min.) 1: Source & Sink current=Level 1 (Max.)							

Note: Users should refer to the D.C. Characteristics section to obtain the exact value for different applications.

### **Pin-shared Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

#### **Pin-shared Function Selection Registers**

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" Output Function Selection register "n", labeled as PxSn, and Input Function Selection register, labeled as IFS, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. To select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.



Register		Bit						
Name	7	6	5	4	3	2	1	0
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
PCS1	PCS17	PCS16	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
PDS0	—	—	—	_	PDS03	PDS02	PDS01	PDS00
PDS1	PDS17	PDS16	PDS15	PDS14	PDS13	PDS12	_	_
PES0	PES07	PES06	PES05	PES04	PES03	PES02	PES01	PES00
PES1	_	_	PES15	PES14	_	_	PES11	PES10
IFS	—	SCSABPS	PTP4IPS	PTP3IPS	PTP2IPS	PTP1IPS	PTP0IPS	STPIPS

### Pin-shared Function Selection Registers List

### PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6	PAS07~PAS06: PA3 Pin-Shared function selection 00/01: PA3 10: SCKA 11: C0-
Bit 5~4	PAS05~PAS04: PA2 Pin-Shared function selection 00/01: PA2 10: SDIA 11: C0+
Bit 3~2	PAS03~PAS02: PA1 Pin-Shared function selection 00/01: PA1 10: SDOA 11: C0X
Bit 1~0	PAS01~PAS00: PA0 Pin-Shared function selection 00/01/10: PA0/PTCK0 11: SCSA



### PAS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS17~PAS16: PA7 Pin-Shared function selection 00/01/10: PA7/INT0

11: AN14

- PAS15~PAS14: PA6 Pin-Shared function selection Bit 5~4 00/01/10: PA6/STCK
- 11: C1-Bit 3~2 PAS13~PAS12: PA5 Pin-Shared function selection 00/01: PA5/PTP0I 10: PTP0 11: C1+

Bit 1~0 PAS11~PAS10: PA4 Pin-Shared function selection

- 00: PA4/STPI 01: SCSA
- 10: STP
- 11: C1X

### PBS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6	PBS07~PBS06: PB3 Pin-Shared function selection 00/01: PB3 10: SCS 11: AN3
Bit 5~4	PBS05~PBS04: PB2 Pin-Shared function selection 00/01: PB2 10: SCK 11: AN2
Bit 3~2	PBS03~PBS02: PB1 Pin-Shared function selection 00/01: PB1 10: SDI/SCL 11: AN1
Bit 1~0	PBS01~PBS00: PB0 Pin-Shared function selection 00/01: PB0 10: SDO/SDA 11: AN0



### PBS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6		<b>PBS16</b> : PB PB7/PTP4		ed function	selection			

	00/01: PB//PTP41 10: PTP4 11: AN7
Bit 5~4	<b>PBS15~PBS14</b> : PB6 Pin-Shared function selection 00/01/10: PB6/INT1 11: AN6
Bit 3~2	PBS13~PBS12: PB5 Pin-Shared function selection 00/01/10: PB5 11: AN5
Bit 1~0	PBS11~PBS10: PB4 Pin-Shared function selection 00/01: PB4/STPI 10: STP 11: AN4

### PCS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6	PCS07~PCS06: PC3 Pin-Shared function selection
	00/01/10: PC3
	11:AN11
Bit 5~4	PCS05~PCS04: PC2 Pin-Shared function selection
	00/01/10: PC2
	11: AN10
Bit 3~2	PCS03~PCS02: PC1 Pin-Shared function selection
	00/01/10: PC1/PTCK4

11: AN9

Bit 1~0 PCS01~PCS00: PC0 Pin-Shared function selection 00/01: PC0/PTP4I 10: PTP4 11: AN8



### PCS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PCS17	PCS16	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PCS17~PCS16: PC7 Pin-Shared function selection 00/01/10: PC7 11: VR

Bit 5~4	PCS15~PCS14: PC6 Pin-Shared function selection
	00/01/10: PC6
	11: VREFI

Bit 3~2 PCS13~PCS12: PC5 Pin-Shared function selection 00/01: PC5 10: RX 11: AN13

Bit 1~0 PCS11~PCS10: PC4 Pin-Shared function selection 00/01: PC4 10: TX

10: 1X 11: AN12

### PDS0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	PDS03	PDS02	PDS01	PDS00
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 PDS03~PDS02: PD1 Pin-Shared function selection 00/01: PD1/PTP1I

10:	PTP1
11:	OSC2

### Bit 1~0 PDS01~PDS00: PD0 Pin-Shared function selection

00/01: PD0/PTP2I

10: PTP2 11: OSC1

### • PDS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PDS17	PDS16	PDS15	PDS14	PDS13	PDS12	—	—
R/W	R/W	R/W	R/W	R/W	R/W	R/W	—	—
POR	0	0	0	0	0	0	_	—

Bit 7~6 PDS17~PDS16: PD7 Pin-Shared function selection 00/01/10: PD7/PTP1I 11: PTP1

- Bit 5~4 PDS15~PDS14: PD6 Pin-Shared function selection 00/01/10: PD6/PTP2I 11: PTP2
- Bit 3~2 PDS13~PDS12: PD5 Pin-Shared function selection 00/01/10: PD5/PTP0I 11: PTP0
- Bit 1~0 Unimplemented, read as "0"



#### • PES0 Register

Bit	7	6	5	4	3	2	1	0
Name	PES07	PES06	PES05	PES04	PES03	PES02	PES01	PES00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

- Bit 7~6 **PES07~PES06**: PE3 Pin-Shared function selection 00/01/10: PE3 11: XT1
- Bit 5~4 **PES05~PES04**: PE2 Pin-Shared function selection 00/01/10: PE2/PTP3I 11: PTP3
- Bit 3~2 **PES03~PES02**: PE1 Pin-Shared function selection 00/01/10: PE1 11: AN15
- Bit 1~0 **PES01~PES00**: PE0 Pin-Shared function selection 00/01: PE0 10: VDDIO 11: VREF

#### PES1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	PES15	PES14	—	—	PES11	PES10
R/W	—	—	R/W	R/W	—	—	R/W	R/W
POR		_	0	0	_	—	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~4 **PES15~PES14**: PE6 Pin-Shared function selection 00/01/10: PE6/PTP3I 11: PTP3

- Bit 3~2 Unimplemented, read as "0"
- Bit 1~0 **PES11~PES10**: PE4 Pin-Shared function selection 00/01/10: PE4 11: XT2



### • IFS Register


Bit	7	6	5	4	3	2	1	0			
Name	_	SCSABPS	PTP4IPS	PTP3IPS	PTP2IPS	PTP1IPS	PTP0IPS	STPIPS			
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	—	0	0	0	0	0	0	0			
Bit 7	Unimpl	Unimplemented, read as "0"									
Bit 6	0: PA	SCSABPS: SCSA input source pin selection 0: PA4 1: PA0									
Bit 5	0: PB	<b>PTP4IPS</b> : PTP4I input source pin selection 0: PB7 1: PC0									
Bit 4	0: PE	<b>PTP3IPS</b> : PTP3I input source pin selection 0: PE6 1: PE2									
Bit 3	0: PD	PTP2IPS: PTP2I input source pin selection 0: PD6 1: PD0									
Bit 2	0: PD	<b>PTP1IPS</b> : PTP1I input source pin selection 0: PD7 1: PD1									
Bit 1	0: PA	<b>PTP0IPS</b> : PTP0I input source pin selection 0: PA5 1: PD5									
Bit 0	<b>STPIP</b> 0: PA		t source pi	n selection							

1: PB4



### I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



### **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

All Ports have the additional capability of providing wake-up function. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is any edge transitions on the PA pins or a high to low transition on the PB~PF pins. Single or multiple pins on Ports can be setup to have this function.



# Timer Modules – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions each device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Standard and Periodic TM sections.

### Introduction

The device contains six TMs and each individual TM can be categorised as a certain type, namely Standard Type TM or Periodic Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Standard and Periodic TMs will be described in this section. The detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

Function	STM	PTM	
Timer/Counter	√	$\checkmark$	
Input Capture	$\checkmark$	$\checkmark$	
Compare Match Output	√	$\checkmark$	
PWM Channels	1	1	
Single Pulse Output	1	1	
PWM Alignment	Edge	Edge	
PWM Adjustment Period & Duty	Duty or Period	Duty or Period	

**TM Function Summary** 

### TM Operation

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

### **TM Clock Source**

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the xTnCK2~xTnCK0 bits in the xTM control registers, where "x" stands for S or P type TM and "n" stands for the specific TM serial number. For the STM there is no serial number "n" in the relevant pin or control bits since there is only one STM in the device. The clock source can be a ratio of the system clock  $f_{SYS}$  or the internal high clock  $f_{H}$ , the  $f_{SUB}$  clock source or the external xTCKn pin. The xTCKn pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.



### **TM Interrupts**

The Standard and Periodic type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

### **TM External Pins**

Each of the TMs, irrespective of what type, has two TM input pins, with the label xTCKn and xTPnI respectively. The xTMn input pin, xTCKn, is essentially a clock source for the xTMn and is selected using the xTnCK2~xTnCK0 bits in the xTMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCKn input pin can be chosen to have either a rising or falling active edge. The xTCKn pin is also used as the external trigger input pin in single pulse output mode.

The other xTMn input pin, xTPnI, is the capture input whose active edge can be a rising edge, a falling edge or both rising and falling edges and the active edge transition type is selected using the xTnIO1~xTnIO0 bits in the xTMnC1 register. There is another capture input, PTCKn, for PTMn capture input mode, which can be used as the external trigger input source except the PTPnI pin.

The TMs each have one output pin with the label xTPn. The TM output pins can be selected using the corresponding pin-shared function selection bits described in the Pin-shared Function section. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external xTPn output pin is also the pin where the TM generates the PWM output waveform. As the TM output pins are pin-shared with other functions, the TM output function must first be setup using relevant pin-shared function selection register. Note that for STM there is no serial number "n" in the relevant pin or control bits.


SI	M	PTM			
Input Output		Input	Output		
STCK, STPI	STP	PTCK0, PTP01; PTCK1, PTP11; PTCK2, PTP21; PTCK3, PTP31; PTCK4, PTP41	PTP0; PTP1; PTP2; PTP3; PTP4		

**TM External Pins** 




### TM Input/Output Pin Selection

Selecting to have a TM input/output or whether to retain its other shared function is implemented using the relevant pin-shared function selection registers, with the corresponding selection bits in each pin-shared function register corresponding to a TM input/output pin. Configuring the selection bits correctly will setup the corresponding pin as a TM input/output. The details of the pin-shared function selection are described in the pin-shared function section.



STM Function Pin Control Block Diagram




PTM Function Pin Control Block Diagram (n=0~4)

### **Programming Considerations**

The TM Counter Registers and the Capture/Compare CCRA and CCRP registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named xTMnAL and PTMnRPL, using the following access procedures. Accessing the CCRA or CCRP low byte registers without following these access procedures will result in unpredictable values.





The following steps show the read and write procedures:


- Writing Data to CCRA
  - Step 1. Write data to Low Byte xTMnAL or PTMnRPL
     Note that here data is only written to the 8-bit buffer.
  - Step 2. Write data to High Byte xTMnAH or PTMnRPH
    - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- · Reading Data from the Counter Registers and or CCRA
  - Step 1. Read data from the High Byte xTMnDH, xTMnAH or PTMnRPH

     Here data is read directly from the High Byte registers and simultaneously data is latched
  - from the Low Byte register into the 8-bit buffer.Step 2. Read data from the Low Byte xTMnDL, xTMnAL or PTMnRPL
    - This step reads data from the 8-bit buffer.



# Standard Type TM – STM

The Standard Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Standard TM can also be controlled with two external input pins and can drive an external output pin.



# Standard TM Operation

The size of Standard TM is 16-bit wide and its core is a 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 8-bit wide whose value is compared the with highest 8 bits in the counter while the CCRA is the sixteen bits and therefore compares all counter bits.

The only way of changing the value of the 16-bit counter using the application program, is to clear the counter by changing the STON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a STM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control an output pin. All operating setup conditions are selected using relevant internal registers.

## Standard Type TM Register Description

Overall operation of the Standard TM is controlled using a series of registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit CCRA value. The STMRP register is used to store the 8-bit CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Register Name	Bit										
	7	6	5	4	3	2	1	0			
STMC0	STPAU	STCK2	STCK1	STCK0	STON	_		_			
STMC1	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR			
STMDL	D7	D6	D5	D4	D3	D2	D1	D0			
STMDH	D15	D14	D13	D12	D11	D10	D9	D8			
STMAL	D7	D6	D5	D4	D3	D2	D1	D0			
STMAH	D15	D14	D13	D12	D11	D10	D9	D8			
STMRP	D7	D6	D5	D4	D3	D2	D1	D0			

16-bit Standard TM Registers List

#### STMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	STPAU	STCK2	STCK1	STCK0	STON	—	—	_
R/W	R/W	R/W	R/W	R/W	R/W	_	_	_
POR	0	0	0	0	0	—		—

Bit 7 STPAU: STM Counter Pause control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the STM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 STCK2~STCK0: Select STM Counter clock

- 000:  $f_{\rm SYS}/4$
- 001: fsys
- 010: f<sub>H</sub>/16
- 011: f<sub>H</sub>/64
- 100: f<sub>SUB</sub>
- 101: f<sub>SUB</sub>
- 110: STCK rising edge clock
- 111: STCK falling edge clock

These three bits are used to select the clock source for the STM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

Bit 3

STON: STM Counter On/Off control

0: Off

1: On

This bit controls the overall on/off function of the STM. Setting the bit high enables the counter to run while clearing the bit disables the STM. Clearing this bit to zero will stop the counter from counting and turn off the STM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the STM is in the Compare Match Output Mode, PWM output Mode or Single Pulse Output Mode then the STM output pin will be reset to its initial condition, as specified by the STOC bit, when the STON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"



## STMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

# Bit 7~6 STM1~STM0: Select STM Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the STM. To ensure reliable operation the STM should be switched off before any changes are made to the STM1 and STM0 bits. In the Timer/Counter Mode, the STM output pin control will be disabled.

## Bit 5~4 STIO1~STIO0: Select STM external pin (STP or STPI) function

Compare Match Output Mode

00: No change

- 01: Output low
- 10: Output high
- 11: Toggle output

PWM Output Mode/Single Pulse Output Mode

- 00: PWM output inactive state
- 01: PWM output active state
- 10: PWM output

11: Single Pulse Output

Capture Input Mode

00: Input capture at rising edge of STPI

- 01: Input capture at falling edge of STPI
- 10: Input capture at rising/falling edge of STPI

11: Input capture disabled

Timer/Counter Mode

Unused

These two bits are used to determine how the STM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the STM is running.

In the Compare Match Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the STM output pin should be setup using the STOC bit in the STMC1 register. Note that the output level requested by the STIO1 and STIO0 bits must be different from the initial value setup using the STOC bit otherwise no change will occur on the STM output pin when a compare match occurs. After the STM output pin changes state, it can be reset to its initial level by changing the level of the STON bit from low to high.

In the PWM Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the STIO1 and STIO0 bits only after the STM has been switched off. Unpredictable PWM outputs will occur if the STIO1 and STIO0 bits are changed when the STM is running.

Bit 3	STOC: STM STP Output control
	Compare Match Output Mode
	0: Initial low
	1: Initial high
	PWM Output Mode/Single Pulse Output Mode 0: Active low
	1: Active low
	This is the output control bit for the STM output pin. Its operation depends upon
	whether STM is being used in the Compare Match Output Mode or in the PWM Mode/ Single Pulse Output Mode. It has no effect if the STM is in the Timer/Counter Mode.
	In the Compare Match Output Mode it determines the logic level of the STM output
	pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the
	logic level of the STM output pin when the STON bit changes from low to high.
Bit 2	STPOL: STM STP Output polarity control 0: Non-inverted
	1: Inverted
	This bit controls the polarity of the STP output pin. When the bit is set high the STM
	output pin will be inverted and not inverted when the bit is zero. It has no effect if the
	STM is in the Timer/Counter Mode.
Bit 1	STDPX: STM PWM duty/period control
	0: CCRP — period; CCRA — duty
	1: CCRP — duty; CCRA — period
	This bit determines which of the CCRA and CCRP registers are used for period and
	duty control of the PWM waveform.
Bit 0	STCCLR: STM Counter Clear condition selection
	0: Comparator P match 1: Comparator A match
	This bit is used to select the method which clears the counter. Remember that the
	Standard TM contains two comparators, Comparator A and Comparator P, either of
	which can be selected to clear the internal counter. With the STCCLR bit set high,
	the counter will be cleared when a compare match occurs from the Comparator A.
	When the bit is low, the counter will be cleared when a compare match occurs from
	the Comparator P or with a counter overflow. A counter overflow clearing method can

#### STMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

used in the PWM Output, Single Pulse Output or Capture Input Mode.

only be implemented if the CCRP bits are all cleared to zero. The STCCLR bit is not

Bit 7~0 **D7~D0**: STM Counter Low Byte Register bit 7 ~ bit 0 STM 16-bit Counter bit 7 ~ bit 0

## STMDH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: STM Counter High Byte Register bit 7 ~ bit 0 STM 16-bit Counter bit 15 ~ bit 8



## STMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: STM CCRA Low Byte Register bit 7 ~ bit 0 STM 16-bit CCRA bit 7 ~ bit 0

#### • STMAH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: STM CCRA High Byte Register bit 7 ~ bit 0 STM 16-bit CCRA bit 15 ~ bit 8

#### STMRP Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0

**D7~D0**: STM CCRP 8-bit register, compared with the STM counter bit 15~bit 8 Comparator P Match Period =

0: 65536 STM clocks

1~255: (1~255) × 256 STM clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the STCCLR bit is set to zero. Setting the STCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.



## Standard Type TM Operation Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the STM1 and STM0 bits in the STMC1 register.

#### **Compare Match Output Mode**


To select this mode, bits STM1 and STM0 in the STMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the STCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both STMAF and STMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the STCCLR bit in the STMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the STMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when STCCLR is high no STMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0".

If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 16-bit, FFFF Hex, value, however here the STMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the STM output pin, will change state. The STM output pin condition however only changes state when a STMAF interrupt request flag is generated after a compare match occurs from Comparator A. The STMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the STM output pin. The way in which the STM output pin changes state are determined by the condition of the STIO1 and STIO0 bits in the STMC1 register. The STM output pin can be selected using the STIO1 and STIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the STM output pin, which is setup after the STON bit changes from low to high, is setup using the STOC bit. Note that if the STIO1 and STIO0 bits are zero then no pin change will take place.






Compare Match Output Mode – STCCLR=0

Note: 1. With STCCLR=0 a Comparator P match will clear the counter

2. The STM output pin is controlled only by the STMAF flag  $% \left( {{{\rm{STMAF}}} \right)$ 

3. The output pin is reset to itsinitial state by a STON bit rising edge





Compare Match Output Mode – STCCLR=1

- Note: 1. With STCCLR=1 a Comparator A match will clear the counter
  - 2. The STM output pin is controlled only by the STMAF flag
  - 3. The output pin is reset to its initial state by a STON bit rising edge
  - 4. A STMPF flag is not generated when STCCLR=1



## Timer/Counter Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the STM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the STM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

## **PWM Output Mode**

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 10 respectively. The PWM function within the STM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the STM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM mode, the STCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the STDPX bit in the STMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The STOC bit in the STMC1 register is used to select the required polarity of the PWM waveform while the two STIO1 and STIO0 bits are used to enable the PWM output or to force the STM output pin to a fixed high or low level. The STPOL bit is used to reverse the polarity of the PWM output waveform.

## 16-bit STM, PWM Mode, Edge-aligned Mode, STDPX=0

CCRP	1~255	0			
Period	CCRP×256	65536			
Duty	CCRA				

If f<sub>SYS</sub>=16MHz, STM clock source is f<sub>SYS</sub>/4, CCRP=2 and CCRA=128,

The STM PWM output frequency= $(f_{SYS}/4)/(2 \times 256)=f_{SYS}/2048=7.8125$ kHz, duty= $128/(2 \times 256)=25\%$ .


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


#### 16-bit STM, PWM Mode, Edge-aligned Mode, STDPX=1

CCRP	1~255 0				
Period	CCRA				
Duty	CCRP×256 65536				

The PWM output period is determined by the CCRA register value together with the TM clock while the PWM duty cycle is defined by the CCRP register value except when the CCRP value is equal to 0.








2. A counter clear sets the PWM Period

- 3. The internal PWM function continues running even when STIO [1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation





Note: 1. Here STDPX=1 – Counter cleared by CCRA

2. A counter clear sets the PWM Period

- 3. The internal PWM function continues even when STIO [1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation




#### Single Pulse Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the STM output pin.


The trigger for the pulse output leading edge is a low to high transition of the STON bit, which can be implemented using the application program. However in the Single Pulse Mode, the STON bit can also be made to automatically change from low to high using the external STCK pin, which will in turn initiate the Single Pulse output. When the STON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The STON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the STON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the STON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a STM interrupt. The counter can only be reset back to zero when the STON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The STCCLR and STDPX bits are not used in this Mode.



Single Pulse Generation





Note: 1. Counter stopped by CCRA

2. CCRP is not used

3. The pulse triggered by the STCK pin or by setting the STON bit high

4. A STCK pin active edge will automatically set the STON bit high.

5. In the Single Pulse Mode, STIO [1:0] must be set to "11" and can not be changed.




#### **Capture Input Mode**

To select this mode bits STM1 and STM0 in the STMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the STPI pin, whose active edge can be a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the STIO1 and STIO0 bits in the STMC1 register. The counter is started when the STON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the STPI pin the present value in the counter will be latched into the CCRA registers and a STM interrupt generated. Irrespective of what events occur on the STPI pin the counter will continue to free run until the STON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a STM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The STIO1 and STIO0 bits can select the active trigger edge on the STPI pin to be a rising edge, falling edge or both edge types. If the STIO1 and STIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the STPI pin, however it must be noted that the counter will continue to run. The STCCLR and STDPX bits are not used in this Mode.





#### Capture Input Mode

Note: 1. STM [1:0]=01 and active edge set by the STIO [1:0] bits

2. A STM Capture input pin active edge transfers the counter value to CCRA

3. STCCLR bit not used


4. No output function – STOC and STPOL bits are not used

5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.



# Periodic Type TM – PTM

The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Periodic TM can be controlled with two external input pins and can drive an external output pins.



Periodic Type TM Block Diagram (n=0~4)

# **Periodic TM Operation**

The Periodic Type TM core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 10-bit wide.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the PTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTMn interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control more than one output pin. All operating setup conditions are selected using relevant internal registers.

# Periodic Type TM Register Description

Overall operation of the Periodic Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA value and CCRP value. The remaining two registers are control registers which setup the different operating and control modes.



Register					Bit			
Name	7	6	5	4	3	2	1	0
PTMnC0	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	—	—	—
PTMnC1	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR
PTMnDL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnDH	—	—	—	—	—	—	D9	D8
PTMnAL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnAH	—	—	_	_	—	—	D9	D8
PTMnRPL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnRPH	_						D9	D8

#### 10-bit Periodic TM Registers List (n=0~4)

#### PTMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	—	—	—
R/W	R/W	R/W	R/W	R/W	R/W	—	—	—
POR	0	0	0	0	0	—	—	—

Bit 7

PTnPAU: PTMn Counter Pause Control 0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

#### Bit 6~4 PTnCK2~PTnCK0: Select PTMn Counter clock

- 000: f<sub>sys</sub>/4
- 001: f<sub>sys</sub>
- 010:  $f_{\text{H}}/16$
- 011: f<sub>H</sub>/64
- 100: fsub
- 101: f<sub>sub</sub>
- 110: PTCKn rising edge clock
- 111: PTCKn falling edge clock

These three bits are used to select the clock source for the PTMn. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

#### Bit 3 PTnON: PTMn Counter On/Off Control

0: Off

1: On

This bit controls the overall on/off function of the PTMn. Setting the bit high enables the counter to run, clearing the bit disables the PTMn. Clearing this bit to zero will stop the counter from counting and turn off the PTMn which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the PTMn is in the Compare Match Output Mode, PWM output Mode or Single Pulse Output Mode then the PTMn output pin will be reset to its initial condition, as specified by the PTnOC bit, when the PTnON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"



#### PTMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

## Bit 7~6 PTnM1~PTnM0: Select PTMn Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the PTMn. To ensure reliable operation the PTMn should be switched off before any changes are made to the PTnM1 and PTnM0 bits. In the Timer/Counter Mode, the PTMn output pin control must be disabled.

Bit 5~4 PTnIO1~PTnIO0: Select PTMn external pin (PTPn, PTPnI or PTCKn) function

Compare Match Output Mode

00: No change

- 01: Output low
- 10: Output high
- 11: Toggle output

PWM Mode/Single Pulse Output Mode

- 00: PWM Output inactive state
- 01: PWM Output active state
- 10: PWM output

11: Single pulse output

Capture Input Mode

- 00: Input capture at rising edge of PTPnI or PTCKn
- 01: Input capture at falling edge of PTPnI or PTCKn
- 10: Input capture at falling/rising edge of PTPnI or PTCKn
- 11: Input capture disabled
- Timer/Counter Mode

Unused

These two bits are used to determine how the PTMn output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTMn is running.

In the Compare Match Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a compare match occurs from the Comparator A. The PTMn output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTMn output pin should be setup using the PTnOC bit in the PTMnC1 register. Note that the output level requested by the PTnIO1 and PTnIO0 bits must be different from the initial value setup using the PTnOC bit otherwise no change will occur on the PTMn output pin when a compare match occurs. After the PTMn output pin changes state, it can be reset to its initial level by changing the level of the PTnON bit from low to high.

In the PWM Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the PTnIO1 and PTnIO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the PTnIO1 and PTnIO0 bits are changed when the PTMn is running.



Bit 3	PTnOC: PTMn PTPn Output control bit Compare Match Output Mode 0: Initial low
	1: Initial high PWM Mode/Single Pulse Output Mode 0: Active low 1: Active high
	This is the output control bit for the PTMn output pin. Its operation depends upon whether PTMn is being used in the Compare Match Output Mode or in the PWM Mode/Single Pulse Output Mode. It has no effect if the PTMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTMn output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTMn output pin when the PTnON bit changes from low to high.
Bit 2	<b>PTnPOL</b> : PTMn PTPn Output polarity Control 0: Non-invert 1: Invert
	This bit controls the polarity of the PTPn output pin. When the bit is set high the PTMn output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTMn is in the Timer/Counter Mode.
Bit 1	<b>PTnCAPTS</b> : PTMn Capture Trigger Source Selection 0: From PTPnI pin 1: From PTCKn pin
Bit 0	<b>PTnCCLR</b> : Select PTMn Counter clear condition 0: PTMn Comparator P match 1: PTMn Comparator A match
	This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A.

the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTnCCLR bit is not used in the PWM Mode, Single Pulse or Capture Input Mode.

## PTMnDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTMn Counter Low Byte Register bit 7 ~ bit 0 PTMn 10-bit Counter bit 7 ~ bit 0

## PTMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	—	—	R	R
POR		—		—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTMn Counter High Byte Register bit 1 ~ bit 0 PTMn 10-bit Counter bit 9 ~ bit 8



#### PTMnAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTMn CCRA Low Byte Register bit 7 ~ bit 0

PTMn 10-bit CCRA bit 7 ~ bit 0

## PTMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	_	—	D9	D8
R/W	—	—	—	—	—	—	R/W	R/W
POR	_	_	—	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTMn CCRA High Byte Register bit 1 ~ bit 0 PTMn 10-bit CCRA bit 9 ~ bit 8

## PTMnRPL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTMn CCRP Low Byte Register bit 7 ~ bit 0 PTMn 10-bit CCRP bit 7 ~ bit 0

## PTMnRPH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	_	—	—	—	—	R/W	R/W
POR	_	_		—	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTMn CCRP High Byte Register bit 1 ~ bit 0 PTMn 10-bit CCRP bit 9 ~ bit 8



# Periodic Type TM Operating Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the PTnM1 and PTnM0 bits in the PTMnC1 register.

## **Compare Match Output Mode**


To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMnAF and PTMnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTnCCLR bit in the PTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTnCCLR is high no PTMnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be cleared to zero.

If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the PTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTMn output pin, will change state. The PTMn output pin condition however only changes state when a PTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTMn output pin. The way in which the PTMn output pin changes state are determined by the condition of the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The PTMn output pin can be selected using the PTnIO1 and PTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTMn output pin, which is setup after the PTnON bit changes from low to high, is setup using the PTnOC bit. Note that if the PTnIO1 and PTnIO0 bits are zero then no pin change will take place.








- Note: 1. With PTnCCLR=0 a Comparator P match will clear the counter
  - 2. The PTMn output pin is controlled only by the PTMnAF flag
  - 3. The output pin is reset to its initial state by a PTnON bit rising edge







Note: 1. With PTnCCLR=1 a Comparator A match will clear the counter

2. The PTMn output pin is controlled only by the PTMnAF flag

3. The output pin is reset to its initial state by a PTnON bit rising edge

4. A PTMnPF flag is not generated when PTnCCLR=1



#### **Timer/Counter Mode**

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

#### **PWM Output Mode**

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 10 respectively. The PWM function within the PTMn is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the PTMn output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTnOC bit in the PTMnC1 register is used to select the required polarity of the PWM waveform while the two PTnIO1 and PTnIO0 bits are used to enable the PWM output or to force the PTMn output pin to a fixed high or low level. The PTnPOL bit is used to reverse the polarity of the PWM output waveform.

#### 10-bit PTMn, PWM Mode, Edge-aligned Mode


CCRP	1~1023	0
Period	1~1023	1024
Duty	CC	RA

If  $f_{SYS}$ =12MHz, PTMn clock source select  $f_{SYS}$ /4, CCRP=512 and CCRA=128,

The PTMn PWM output frequency=( $f_{SYS}/4$ )/512= $f_{SYS}/2048$ =5.8594kHz, duty=128/(2×256)=25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.





PWM Output Mode (n=0~4)

Note: 1. Counter cleared by CCRP

2. A counter clear sets the PWM Period

3. The internal PWM function continues running even when PTnIO[1:0]=00 or 01

4. The PTnCCLR bit has no influence on PWM operation




#### Single Pulse Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 10 respectively and also the PTnIO1 and PTnIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTMn output pin.


The trigger for the pulse output leading edge is a low to high transition of the PTnON bit, which can be implemented using the application program. However in the Single Pulse Mode, the PTnON bit can also be made to automatically change from low to high using the external PTCKn pin, which will in turn initiate the Single Pulse output. When the PTnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the PTnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTMn interrupt. The counter can only be reset back to zero when the PTnON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The PTnCCLR bit is not used in this Mode.



Single Pulse Generation (n=0~4)





Note: 1. Counter stopped by CCRA

2. CCRP is not used

- 3. The pulse is triggered by the PTCKn pin or by setting the PTnON bit high
- 4. A PTCKn pin active edge will automatically set the PTnON bit high
- 5. In the Single Pulse Mode, PTnIO[1:0] must be set to "11" and cannot be changed.




## **Capture Input Mode**

To select this mode bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTPnI or PTCKn pin which is selected using the PTnCAPTS bit in the PTMnC1 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The counter is started when the PTnON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the PTPnI or PTCKn pin the present value in the counter will be latched into the CCRA registers and a PTMn interrupt generated. Irrespective of what events occur on the PTPnI or PTCKn pin, the counter will continue to free run until the PTnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTMn interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTnIO1 and PTnIO0 bits can select the active trigger edge on the PTPnI or PTCKn pin to be a rising edge, falling edge or both edge types. If the PTnIO1 and PTnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTPnI or PTCKn pin, however it must be noted that the counter will continue to run.

As the PTPnI or PTCKn pin is pin shared with other functions, care must be taken if the PTMn is in the Capture Input Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The PTnCCLR, PTnOC and PTnPOL bits are not used in this Mode.





## Capture Input Mode (n=0~4)

Note: 1. PTnM[1:0]=01 and active edge set by the PTnIO[1:0] bits

2. A PTMn Capture input pin active edge transfers the counter value to CCRA

3. PTnCCLR bit not used

4. No output function – PTnOC and PTnPOL bits are not used

5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.



# Analog to Digital Converter


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

# A/D Converter Overview

This device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS3~SAINS0 bits together with the SACS3~SACS0 bits. When the external analog signal is to be converted, the corresponding pin-shared control bits should first be properly configured and then desired external channel input should be selected using the SAINS3~SAINS0 and SACS3~SACS0 bits. Note that when the internal analog signal is to be converted, the pin-shared control bits should also be properly configured except the SAINS and SACS bit fields. More detailed information about the A/D input signal is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

External Input Channels	Internal Signal	A/D Channel Select Bits
16: AN0~AN15	6: V <sub>DD</sub> , V <sub>DD</sub> /2, V <sub>DD</sub> /4, V <sub>R</sub> , V <sub>R</sub> /2, V <sub>R</sub> /4	SAINS3~SAINS0, SACS3~SACS0

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.



# A/D Converter Register Description

Overall operation of the A/D converter is controlled using six registers. A read only register pair exists to store the A/D converter data 12-bit value. The remaining four registers are control registers which setup the operating and control function of the A/D converter.

Register Name				Bi	t			
Register Name	7	6	5	4	3	2	1	0
SADOL(ADRFS=0)	D3	D2	D1	D0	—	—	—	—
SADOL(ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH(ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
SADOH(ADRFS=1)	_	_	_	_	D11	D10	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS3	SAINS2	SAINS1	SAINS0	_	SACKS2	SACKS1	SACKS0
SADC2	ADPGAEN	_		PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
VBGRC							_	VBGREN

A/D Converter Registers List

## A/D Converter Data Registers – SADOL, SADOH

As this device contains an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. Note that A/D data registers contents will be unchanged if the A/D converter is disabled.

ADRFS SADOH											SAD	OOL				
ADRES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Data Registers

## A/D Converter Control Registers – SADC0, SADC1, SADC2

To control the function and operation of the A/D converter, three control registers known as SADC0~SADC2 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external or internal analog signal inputs must be routed to the converter. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. The SAINS3~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the internal analog signal or external analog channel input.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.



## SADC0 Register

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
lit 7	$0 \rightarrow 1 -$ This bit high and	O: Start is used to in then cleare	ed low again	/D conversi n, the A/D o	on process. converter w	ill initiate a		
Sit 6	ADBZ: A 0: No A 1: A/D This read not. Whe will be s	A/D conver A/D conversion d only flag en the STA1 et to 1 to in	ter busy fla sion is in progr is used to RT bit is set ndicate that	g rogress ress indicate w t from low t	hether the ato high and onversion is mplete.	A/D convertion then to low	again, the	ADBZ fla
Bit 5	ADCEN 0: Disa 1: Enal This bit the A/D reducing	A/D conv ble ble controls th converter. the device ents of the	erter functi ne A/D inte If the bit i power con	on enable c ernal functi s set low, t sumption. V	-	D converte /D converte	r will be s er function	witched o is disable
3it 4	ADRFS 0: A/D 1: A/D This bit	A/D converter of converter of converter of converter of controls the control the controls the control the c	data format data format ie format o	$\rightarrow$ SADOI f the 12-bi	H=D[11:4]; H=D[11:8]; t converted data registe	SADOL=I l A/D value	<b>D</b> [7:0]	o A/D da'
3it 3~0	-	<b>SACS0</b> : A AN0 AN1 AN14	-		analog chan		elect	



## SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS3	SAINS2	SAINS1	SAINS0	—	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	R/W	_	R/W	R/W	R/W
POR	0	0	0	0	_	0	0	0

Bit 7~4 SAINS3~SAINS0: A/D converter input signal select 0000: External input - External analog channel input 0001: Internal input – Internal A/D converter power supply voltage  $V_{DD}$ 0010: Internal input – Internal A/D converter power supply voltage  $V_{DD}/2$ 0011: Internal input – Internal A/D converter power supply voltage  $V_{DD}/4$ 0100: External input - External analog channel input 0101: Internal input – Internal A/D converter PGA output voltage V<sub>R</sub> 0110: Internal input - Internal A/D converter PGA output voltage V<sub>R</sub>/2 0111: Internal input -- Internal A/D converter PGA output voltage V<sub>R</sub>/4 1000~1011: Reserved, connected to ground 1100~1111: External input - External analog channel input When the internal analog signal and the external signal are selected to be converted simultaneously, the external channel input signal will automatically be switched off regardless of the SACS3~SACS0 bit field value. Bit 3 Unimplemented, read as "0" Bit 2~0 SACKS2~SACKS0: A/D conversion clock source select 000: f<sub>sys</sub>

001: fsys/2 010: fsys/4 011: fsys/8 100: fsys/16 101: fsys/32 110: fsys/64 111: fsys/128

These three bits are used to select the clock source for the A/D converter.



#### SADC2 Register

Bit 4

Bit	7	6	5	4	3	2	1	0
Name	ADPGAEN	—	—	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
R/W	R/W		_	R/W	R/W	R/W	R/W	R/W
POR	0	—	—	0	0	0	0	0

Bit 7 ADPGAEN: PGA enable/disable control

0: Disable

1: Enable

When the PGA output  $V_R$  is selected as A/D converter input or A/D converter reference voltage, the PGA needs to be enabled by setting this bit high. Otherwise the PGA needs to be disabled by clearing this bit to zero to conserve the power.

Bit 6~5 Unimplemented, read as "0"

## PGAIS: PGA input (VRI) select

0: External VREFI pin

1: Internal independent reference voltage,  $V_{\text{BGREF}}$ 

When the external voltage on VREFI pin and the internal independent reference voltage  $V_{BGREF}$  are selected as the PGA input simultaneously, the hardware will only choose the internal voltage  $V_{BGREF}$  as the PGA input.

Bit 3~2 SAVRS1~SAVRS0: A/D converter reference voltage select

- 00: Internal A/D converter power, V<sub>DD</sub>
  - 01: VREF pin

1x: Internal PGA output voltage, V<sub>R</sub>

These bits are used to select the A/D converter reference voltage. When the internal A/D converter power or the internal PGA output voltage and the external input voltage on VREF pin are selected as the reference voltage simultaneously, the hardware will only choose the internal reference voltage as the A/D converter reference voltage.

Bit 1~0 PGAGS1~PGAGS0: PGA gain select

00: Gain=1

01: Gain=1.667,  $V_R$ =2V for  $V_{RI}$ = $V_{BGREF}$  (PGAIS=1)

- 10: Gain=2.5,  $V_R$ =3V for  $V_{RI}$ = $V_{BGREF}$  (PGAIS=1)
- 11: Gain=3.333,  $V_R$ =4V for  $V_{RI}$ = $V_{BGREF}$  (PGAIS=1)



# A/D Converter Operation

The START bit in the SADC0 register is used to start the AD conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock  $f_{SYS}$ , can be chosen to be either  $f_{SYS}$  or a subdivided version of  $f_{SYS}$ . The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock  $f_{SYS}$  and by bits SACKS2~SACKS0, there are some limitations on the maximum A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period,  $t_{ADCK}$ , is from 0.5µs to 10µs, care must be taken for system clock frequencies. For example, as the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum or larger than the maximum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk \* show where, depending upon the device, special care must be taken.

		A/D Clock Period (t <sub>ADCK</sub> )											
fsys	SACKS[2:0] = 000 (f <sub>SYS</sub> )	SACKS[2:0] = 001 (f <sub>SYS</sub> /2)	SACKS[2:0] = 010 (f <sub>SYS</sub> /4)	SACKS[2:0] = 011 (f <sub>SYS</sub> /8)	SACKS[2:0] = 100 (f <sub>SYS</sub> /16)	SACKS[2:0] = 101 (f <sub>SYS</sub> /32)	SACKS[2:0] = 110 (f <sub>SYS</sub> /64)	SACKS[2:0] = 111 (fsys/128)					
1MHz	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *	128µs *					
2MHz	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *					
4MHz	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *					
8MHz	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *					
12MHz	83ns *	167ns *	333ns *	667ns	1.33µs	2.67µs	5.33µs	10.67µs *					
16MHz	62.5ns *	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs					

## A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.



## A/D Converter Reference Voltage

The reference voltage supply to the A/D converter can be supplied from the positive power supply pin, VDD, or from an external reference source supplied on pin VREF, or from the internal PGA output voltage,  $V_R$ . The desired selection is made using the SAVRS1 and SAVRS0 bits. When the SAVRS bit field is set to "00", the A/D converter reference voltage will come from the VDD pin. If the SAVRS bit field is set to "01", the A/D converter reference voltage will come from the VREF pin. Otherwise, the A/D converter reference voltage will come from the VREF pin. Otherwise, the A/D converter reference voltage will come from the PGA output,  $V_R$ . As the VREF pin is pin-shared with other functions, when the VREF pin is selected as the reference voltage supply pin, the VREF pin-shared function control bits should be properly configured to disable other pin functions. In addition, if the program selects an external reference voltage on VREF pin and the internal reference voltage  $V_{DD}$  or  $V_R$  as the A/D converter reference voltage, then the hardware will only choose the internal reference voltage as the A/D converter reference voltage input. The analog input values must not be allowed to exceed the value of the selected reference voltage,  $V_{REF}$ . This actual A/D converter reference voltage,  $V_{REF}$ , can be output via the VR pin.

The A/D converter also has a VREFI pin which is one of PGA inputs for A/D converter reference. To select this PGA input signal, the PGAIS bit in the SADC2 register must be cleared to zero and the revelent pin-shared control bits should be properly configured. However, the PGA input can be aslo supplied from the internal independent reference voltage,  $V_{BGREF}$ . If the application program selects the external voltage on the VREFI pin and an internal voltage  $V_{BGREF}$  as PGA input simultaneously, then the hardware will only choose the internal voltage  $V_{BGREF}$  as PGA input.

SAVRS[1:0]	Reference	Description
00	V <sub>DD</sub>	Internal A/D converter power supply voltage
01	VREF pin	External A/D converter reference pin VREF
1x	VR	Internal A/D converter PGA output voltage

A/D Converter Reference Voltage Selection

#### VBGRC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	—	VBGREN
R/W	—	—	—	—	—	—	—	R/W
POR	—	_	—	—	_	—	—	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 VBGREN: Independent reference bandgap enable/disable control 0: Disable 1: Enable

When the VBGREN bit is cleared to zero, the  $V_{\text{BGREF}}$  is in a high impedance state.

## A/D Converter Input Signals

All the external A/D analog channel input pins are pin-shared with the I/O pins as well as other functions. The corresponding control bits for each A/D external input pin in the PxS0 and PxS1 register determine whether the input pins are setup as A/D converter analog inputs or whether they have other functions. If the pin is setup to be as an A/D analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the pin-shared function control bits enable an A/D input, the status of the port control register will be overridden.



If the SAINS3~SAINS0 bits are set to "0000", "0100", or "1100~1111", the external analog channel input is selected to be converted and the SACS3~SACS0 bits can determine which actual external channel is selected to be converted. If the SAINS3~SAINS0 bits are set to "0001~0011", the V<sub>DD</sub> voltage is selected to be converted. If the SAINS3~SAINS0 bits are set to "0101~0111", the PGA output voltage is selected to be converted. Note that when the programs select external signal (AN0~AN15) and internal signal (V<sub>DD</sub>, V<sub>DD</sub>/2, V<sub>DD</sub>/4, V<sub>R</sub>, V<sub>R</sub>/2 or V<sub>R</sub>/4) as an A/D converter input signal simultaneously, then the hardware will only choose the internal signal as an A/D converter input, the external analog signal will be switched off automatically.

SAINS[3:0]	SACS[3:0]	Input Signals	Description
0000, 0100, 1100~1111	0000~1111	AN0~AN15	External pin analog input
0001	XXXX	V <sub>DD</sub>	Internal A/D converter power supply voltage
0010	XXXX	V <sub>DD</sub> /2	Internal A/D converter power supply voltage/2
0011	XXXX	V <sub>DD</sub> /4	Internal A/D converter power supply voltage/4
0101	XXXX	VR	Internal A/D converter PGA output voltage
0110	XXXX	V <sub>R</sub> /2	Internal A/D converter PGA output voltage/2
0111	XXXX	V <sub>R</sub> /4	Internal A/D converter PGA output voltage/4
1000~1011	XXXX	—	Reserved, connected to ground.


A/D Converter Input Signal Selection

# **Conversion Rate and Timing Diagram**

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as t<sub>ADS</sub> takes 4 A/D clock cycles and the data conversion takes 12 A/D clock cycles. Therefore a total of 16 A/D clock cycles for an external input A/D conversion which is defined as t<sub>ADC</sub> are necessary.

Maximum single A/D conversion rate=A/D clock period / 16

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 16 t<sub>ADCK</sub> clock cycles where t<sub>ADCK</sub> is equal to the A/D clock period.



A/D Conversion Timing – External Channel Input



# Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by correctly programming bits SACKS2~SACKS0 in the SADC1 register.

• Step 2

Enable the A/D by setting the ADCEN bit in the SADC0 register to one.

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS3~SAINS0 bits

Select the external channel input to be converted, go to Step 4.

Select the internal analog signal to be converted, go to Step 5.

• Step 4

If the A/D input signal comes from the external channel input selected by configuring the SAINS bit field, the corresponding pins should be configured as A/D input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS bit field. After this step, go to Step 6.

• Step 5

If the A/D input signal comes from the internal analog signal, the SAINS bit field should be properly configured and then the external channel input will automatically be disconnected regardless of the SACS bit field value. After this step, go to Step 6.

• Step 6

Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC2 register. If the PGA output voltage is selected, the PGA must be enabled and then select the PGA input source by configuring the PGAIS bit in the SADC2 register.

• Step 7

Select A/D converter output data format by setting the ADRFS bit in the SADC0 register.

• Step 8

If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.

• Step 9

The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.



# Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing bit ADCEN to 0 in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

# **A/D Conversion Function**


As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to 0FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage,  $V_{REF}$ , this gives a single bit analog input value of  $V_{REF}$  divided by 4096.

$$LSB=V_{REF} \div 4096$$

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage=A/D output digital value  $\times$  V<sub>REF</sub>  $\div$  4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the  $V_{REF}$  level. Note that here the  $V_{REF}$  voltage is the actual A/D converter reference voltage determined by the SAVRS field.





# A/D Conversion Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

#### Example: using an ADBZ polling method to detect the end of conversion

clr	ADE	; disable ADC interrupt
mov	a,03H	
mov	SADC1,a	; select $f_{\mbox{\scriptsize SYS}}/8$ as A/D clock
set	ADCEN	
mov	a,03h	; setup PBSO to configure pin ANO
mov	PBS0,a	
mov	a,20h	
mov	SADC0,a	; enable and connect ANO channel to A/D converter
:		
:		
star	t_conversion:	
clr	START	; high pulse on start bit to initiate conversion
set	START	; reset A/D
clr	START	; start A/D
poll	ing_EOC:	
SZ	ADBZ	; poll the SADCO register ADBZ bit to detect end of A/D conversion
jmp	polling_EOC	; continue polling
mov	a,SADOL	; read low byte conversion result value
mov	SADOL_buffer,a	; save result to user defined register
mov	a,SADOH	; read high byte conversion result value
mov	SADOH_buffer,a	; save result to user defined register
:		
:		
jmp	start_conversion	; start next A/D conversion




# Example: using the interrupt method to detect the end of conversion

clr ADE	; disable ADC interrupt
mov a,03H	
mov SADC1,a	; select f <sub>sys</sub> /8 as A/D clock
set ADCEN	
mov a,03h	; setup PBSO to configure pin ANO
mov PBS0,a	
mov a,20h	
mov SADCO,a	; enable and connect ANO channel to A/D converter
:	
:	
start conversion:	
clr START	; high pulse on START bit to initiate conversion
set START	; reset A/D
clr START	; start A/D
clr ADF	; clear ADC interrupt request flag
set ADE	; enable ADC interrupt
set EMI	; enable global interrupt
:	
:	
	; ADC interrupt service routine
ADC_ISR:	; ADC interrupt service routine
—	; ADC interrupt service routine ; save ACC to user defined memory
—	-
mov acc_stack,a mov a,STATUS	-
mov acc_stack,a mov a,STATUS	; save ACC to user defined memory
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a</pre>	; save ACC to user defined memory
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a : : mov a,SADOL</pre>	; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a : : mov a,SADOL mov SADOL buffer,a</pre>	<pre>; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register</pre>
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a : : mov a,SADOL mov SADOL buffer,a</pre>	; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a : mov a,SADOL mov SADOL_buffer,a mov a,SADOH</pre>	<pre>; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register</pre>
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a : mov a,SADOL mov SADOL_buffer,a mov a,SADOH</pre>	<pre>; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register ; read high byte conversion result value</pre>
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a : mov a,SADOL mov SADOL_buffer,a mov a,SADOH mov SADOH_buffer,a</pre>	<pre>; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register ; read high byte conversion result value</pre>
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a : mov a,SADOL mov SADOL_buffer,a mov a,SADOH mov SADOH_buffer,a</pre>	<pre>; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register ; read high byte conversion result value</pre>
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a : mov a,SADOL mov SADOL_buffer,a mov a,SADOH mov SADOH_buffer,a : EXIT_INT_ISR: mov a,status_stack</pre>	<pre>; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register ; read high byte conversion result value ; save result to user defined register</pre>
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a : mov a,SADOL mov SADOL_buffer,a mov a,SADOH mov SADOH_buffer,a : EXIT_INT_ISR: mov a,status_stack mov STATUS,a</pre>	<pre>; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register ; read high byte conversion result value ; save result to user defined register ; restore STATUS from user defined memory</pre>
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a : mov a,SADOL mov SADOL_buffer,a mov a,SADOH mov SADOH_buffer,a : EXIT_INT_ISR: mov a,status_stack mov STATUS,a</pre>	<pre>; save ACC to user defined memory ; save STATUS to user defined memory ; read low byte conversion result value ; save result to user defined register ; read high byte conversion result value ; save result to user defined register</pre>



# Comparators

Two independent analog comparators are contained within the device. These functions offer flexibility via their register controlled features such as power-down, polarity select, hysteresis etc. In sharing their pins with normal I/O pins the comparators do not waste precious I/O pins if there functions are otherwise unused.



# **Comparator Operation**

The device contains two comparator functions which are used to compare two analog voltages and provide an output based on their difference.

Any pull-high resistors connected to the shared comparator input pins will be automatically disconnected when the comparator is enabled. As the comparator inputs approach their switching level, some spurious output signals may be generated on the comparator output due to the slow rising or falling nature of the input signals. This can be minimised by selecting the hysteresis function will apply a small amount of positive feedback to the comparator. Ideally the comparator should switch at the point where the positive and negative inputs signals are at the same voltage level. However, unavoidable input offsets introduce some uncertainties here. The hysteresis function, if enabled, also increases the switching offset value.

# **Comparator Registers**

Full control over each internal comparator is provided via the control register, CMPnC. The comparator output is recorded via a bit in their respective control register, but can also be transferred out onto a shared I/O pin. Additional comparator functions include output polarity, hysteresis functions and power down control.

CMPnC Register

Bit	7	6	5	4	3	2	1	0
Name	_	CMPnEN	CMPnPOL	CMPnO	_	_	_	CMPnHYEN
R/W	—	R/W	R/W	R	_	—	—	R/W
POR	_	0	0	0	—	_	_	1

Bit 7

Bit 6

Unimplemented, read as "0"

**CMPnEN**: Comparator n enable control

0: Disable

1: Enable

This is the Comparator n on/off control bit. If the bit is zero the comparator n will be switched off and no power consumed even if analog voltages are applied to its inputs. For power sensitive applications this bit should be cleared to zero if the comparator n is not used or before the device enters the SLEEP or IDLE mode. Note that the comparator n output will be set low when this bit is cleared to zero.



Bit 5	<b>CMPnPOL</b> : Comparator n output polarity control 0: Output is not inverted 1: Output is inverted
	This is the comparator n polarity control bit. If the bit is zero then the comparator n output bit, CMPnO, will reflect the non-inverted output condition of the comparator n. If the bit is high the comparator n output bit will be inverted.
Bit 4	CMPnO: Comparator n output bit
	If CMPnPOL=0,
	0: Cn+ < Cn-
	1: $Cn + > Cn$ -
	If CMPnPOL=1,
	$0: Cn^+ > Cn^-$
	1: $Cn+ < Cn-$
	This bit stores the comparator n output bit. The polarity of the bit is determined by the voltages on the comparator n inputs and by the condition of the CMPnPOL bit.
Bit 3~1	Unimplemented, read as "0"
Bit 0	<b>CMPnHYEN</b> : Comparator n hysteresis enable control 0: Disable 1: Enable
	This is the comparator n hysteresis enable control bit and if set high will apply a limited amount of hysteresis to the comparator, as specified in the Comparator Electrical Characteristics table. The positive feedback induced by hysteresis reduces the effect of spurious switching near the comparator threshold.
aratar Into	wu né

# **Comparator Interrupt**

Each comparator also possesses its own interrupt function. When any one of the output bits changes state, its relevant interrupt flag will be set, and if the corresponding interrupt enable bit is set, then a jump to its relevant interrupt vector will be executed. Note that it is the changing state of the CMPnO bit and not the output pin which generates an interrupt. If the microcontroller is in the SLEEP or IDLE Mode and the Comparator is enabled, then if the external input lines cause the Comparator output to change state, the resulting generated interrupt flag will also generate a wake-up. If it is required to disable a wake-up from occurring, then the interrupt flag should be first set high before entering the SLEEP or IDLE Mode.

# **Programming Considerations**

If the comparator is enabled, it will remain active when the microcontroller enters the SLEEP or IDLE Mode, however as it will consume a certain amount of power, the user may wish to consider disabling it before the SLEEP or IDLE Mode is entered.

As comparator pins are shared with normal I/O pins the I/O registers for these pins will be read as zero (port control register is "1") or read as port data register value (port control register is "0") if the comparator function is enabled.



# Serial Interface Module – SIM

The device contains a Serial Interface Module, which includes both the four line SPI interface and the two line I<sup>2</sup>C interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI or I<sup>2</sup>C based hardware such as sensors, Flash or EEPROM memory, etc. The SIM interface pins are pin-shared with other I/O pins therefore the SIM interface functional pins must first be selected using the corresponding pin-shared function selection bits. As both interface types share the same pins and registers, the choice of whether the SPI or I<sup>2</sup>C type is used is made using the SIM operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the SIM pin-shared I/O are selected using pull-high control registers when the SIM function is enabled and the corresponding pins are used as SIM input pins.

### **SPI Interface**


This SPI interface function, which is part of the Serial Interface Module, should not be confused with the other independent SPI function, which is described in another section of this datasheet.

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, but the device provides only one  $\overline{\text{SCS}}$  pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

#### SPI Interface Operation

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and  $\overline{SCS}$ . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, the SCK pin is the Serial Clock line and  $\overline{SCS}$  is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I<sup>2</sup>C function pins, the SPI interface pins must first be selected by configuring the pin-shared function selection bits and setting the correct bits in the SIMC0 and SIMC2 registers. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single  $\overline{SCS}$  pin only one slave device can be utilized. The  $\overline{SCS}$  pin is controlled by software, set CSEN bit to 1 to enable  $\overline{SCS}$  pin function, set CSEN bit to 0 the  $\overline{SCS}$  pin will be floating state.




SPI Master/Slave Connection



The SPI function in the device offers the following features:

- Full duplex synchronous data transfer
- Both Master and Slave modes
- LSB first or MSB first data transmission modes
- Transmission complete flag
- Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.



## **SPI Registers**

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two control registers, SIMC0 and SIMC2.

Register Name		Bit											
	7	6	5	4	3	2	1	0					
SIMC0	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF					
SIMC2	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF					
SIMD	D7	D6	D5	D4	D3	D2	D1	D0					

SPI Registers List

#### • SPI Data Register – SIMD Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit  $7 \sim 0$  **D7~D0**: SIM data register bit  $7 \sim bit 0$ 

#### • SPI Control Registers – SIMC0 Register

There are also two control registers for the SPI interface, SIMC0 and SIMC2. Note that the SIMC2 register also has the name SIMA which is used by the I<sup>2</sup>C function. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC2 register is used for other control functions such as LSB/MSB selection, write collision flag etc.

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	—	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	—	R/W	R/W	R/W	R/W
POR	1	1	1	—	0	0	0	0

Bit 7~5 SIM2~SIM0: SIM Operating Mode Control

000: SPI master mode; SPI clock is f<sub>SYS</sub>/4

001: SPI master mode; SPI clock is  $f_{\mbox{\scriptsize SYS}}/16$ 

010: SPI master mode; SPI clock is  $f_{SYS}/64$ 

011: SPI master mode; SPI clock is  $f_{SUB}$ 

100: SPI master mode; SPI clock is STM CCRP match frequency/2

101: SPI slave mode

110: I<sup>2</sup>C slave mode

111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the I<sup>2</sup>C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from STM and  $f_{SUB}$ . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

#### Bit 4 Unimplemented, read as "0"

#### Bit 3~2 SIMDEB1~SIMDEB0: I<sup>2</sup>C Debounce Time Selection

These bits are only used for the I<sup>2</sup>C mode of SIM and are described in the I<sup>2</sup>C registers section.

Bit 1 SIMEN: SIM Enable Control

0: Disable

1: Enable



The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will lose their SPI or I<sup>2</sup>C function and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I<sup>2</sup>C interface via the SIM2~SIM0 bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 SIMICF: SIM SPI Incomplete Flag

0: SIM SPI incomplete condition is not occurred

1: SIM SPI incomplete condition is occurred

This bit is only available when the SIM is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SIMEN and CSEN bits both being set to 1 but the  $\overline{SCS}$  line is pulled high by the external master device before the SPI data transfer is completely finished, the SIMICF bit will be set to 1 together with the TRF bit. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the TRF bit will not be set to 1 if the SIMICF bit is set to 1 by software application program.

#### SPI Control Registers – SIMC2 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

#### Bit 7~6 **D7~D6**: Undefined bits

These bits can be read or written by the application program.

Bit 5 CKPOLB: SPI clock line base condition selection

0: The SCK line will be high when the clock is inactive

1: The SCK line will be low when the clock is inactive

The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive.

Bit 4

4 CKEG: SPI SCK clock active edge type selection

#### CKPOLB=0

0: SCK is high base level and data capture at SCK rising edge

1: SCK is high base level and data capture at SCK falling edge

CKPOLB=1

0: SCK is low base level and data capture at SCK falling edge

1: SCK is low base level and data capture at SCK rising edge

The CKEG and CKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the condition of CKPOLB bit.


I	Bit 3	MLS: SPI data shift order 0: LSB first
		1: MSB first This is the data shift select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first.
ł	3it 2	CSEN: SPI SCS pin control 0: Disable 1: Enable The CSEN bit is used as an enable/disable for the SCS pin. If this bit is low, then the
		$\overline{\text{SCS}}$ pin will be disabled and placed into a floating condition. If the bit is high the $\overline{\text{SCS}}$ pin will be enabled and used as a select pin.
Η	Bit 1	WCOL: SPI write collision flag 0: No collision 1: Collision
		The WCOL flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SIMD register during a data transfer operation. This writing operation will be ignored if data is being transferred. The bit can be cleared by the application program.
ł	Bit 0	<ul><li>TRF: SPI Transmit/Receive complete flag</li><li>0: SPI data is being transferred</li><li>1: SPI data transmission is completed</li></ul>
		The TRF bit is the Transmit/Receive Complete flag and is set "1" automatically when an SPI data transmission is completed, but must set to "0" by the application program. It can be used to generate an interrupt.

### **SPI** Communication

After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is complete, the TRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output an  $\overline{SCS}$  signal to enable the slave devices before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the  $\overline{SCS}$  signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and  $\overline{SCS}$  signal for various configurations of the CKPOLB and CKEG bits.


The SPI will continue to function in certain IDLE Modes if the clock source used by the SPI interface is still active.





SPI Slave Mode Timing – CKEG=1





SPI Transfer Control Flowchart



## SPI Bus Enable/Disable

To enable the SPI bus, set CSEN=1 and  $\overline{\text{SCS}}$ =0, then wait for data to be written into the SIMD (TXRX buffer) register. For the Master Mode, after data has been written to the SIMD (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred, the TRF bit should be set. For the Slave Mode, when clock pulses are received on SCK, data in the TXRX buffer will be shifted out or data on SDI will be shifted in.

When the SPI bus is disabled, SCK, SDI, SDO and  $\overline{SCS}$  will become I/O pins or the other functions using the corresponding pin-shared control bits.

#### **SPI Operation Steps**

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The CSEN bit in the SIMC2 register controls the overall function of the SPI interface. Setting this bit high will enable the SPI interface by allowing the  $\overline{SCS}$  line to be active, which can then be used to control the SPI interface. If the CSEN bit is low, the SPI interface will be disabled and the  $\overline{SCS}$  line will be in a floating condition and can therefore not be used for control of the SPI interface. If the CSEN bit in the SIMC0 are set high, this will place the SDI line in a floating condition and the SIMC0 are set high, this will place the SDI line in a floating condition and the SDO line high. If in Master Mode the SCK line will be either high or low depending upon the clock polarity selection bit CKPOLB in the SIMC2 register. If in Slave Mode the SCK line will be in a floating condition. If the SIMEN bit is low, then the bus will be disabled and  $\overline{SCS}$ , SDI, SDO and SCK will all become I/O pins or the other functions. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SIMD register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

Master Mode:

• Step 1

Select the SPI Master mode and clock source using the SIM2~SIM0 bits in the SIMC0 control register.

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Slave devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then use the SCK and  $\overline{\text{SCS}}$  lines to output the data. After this, go to step 5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for a SPI serial bus interrupt.

- Step 7 Read data from the SIMD register.
- Step 8



Clear TRF.

• Step 9

Go to step 4.

Slave Mode:

- Step 1
  - Select the SPI Slave mode using the SIM2~SIM0 bits in the SIMC0 control register
- Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Master devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCK and  $\overline{SCS}$  signal. After this, go to step 5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for a SPI serial bus interrupt.

• Step 7

Read data from the SIMD register.

- Step 8
- Clear TRF.
- Step 9

Go to step 4.


### **Error Detection**

The WCOL bit in the SIMC2 register is provided to indicate errors during data transfer. The bit is set by the SPI serial Interface but must be cleared by the application program. This bit indicates that a data collision has occurred which happens if a write to the SIMD register takes place during a data transfer operation and will prevent the write operation from continuing.



# I<sup>2</sup>C Interface

The I<sup>2</sup>C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




I<sup>2</sup>C Master Slave Bus Connection


# I<sup>2</sup>C Interface Operation

The I<sup>2</sup>C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I<sup>2</sup>C bus is identified by a unique address which will be transmitted and received on the I<sup>2</sup>C bus.

When two devices communicate with each other on the bidirectional  $I^2C$  bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the  $I^2C$  bus, the slave transmit mode and the slave receive mode.







The SIMDEB1 and SIMDEB0 bits determine the debounce time of the I<sup>2</sup>C interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required I<sup>2</sup>C data transfer speed, there exists a relationship between the system clock,  $f_{SYS}$ , and the I<sup>2</sup>C debounce time. For either the I<sup>2</sup>C Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I <sup>2</sup> C Debounce Time Selection	I <sup>2</sup> C Standard Mode (100kHz)	I <sup>2</sup> C Fast Mode (400kHz)
No Debounce	$f_{SYS} > 2 MHz$	f <sub>sys</sub> > 5 MHz
2 system clock debounce	$f_{SYS} > 4 MHz$	f <sub>sys</sub> > 10 MHz
4 system clock debounce	f <sub>sys</sub> > 8 MHz	f <sub>sys</sub> > 20 MHz

I<sup>2</sup>C Minimum f<sub>sys</sub> Frequency

### • I<sup>2</sup>C Registers

There are three control registers associated with the  $I^2C$  bus, SIMC0, SIMC1 and SIMTOC, one address register SIMA and one data register, SIMD.

Register		Bit											
Name	7	6	5	4	3	2	1	0					
SIMC0	SIM2	SIM1	SIM0	_	SIMDEB1	SIMDEB0	SIMEN	SIMICF					
SIMC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK					
SIMD	D7	D6	D5	D4	D3	D2	D1	D0					
SIMA	A6	A5	A4	A3	A2	A1	A0	D0					
SIMTOC	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0					

I<sup>2</sup>C Registers List

#### • I<sup>2</sup>C Data Register – SIMD Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the I<sup>2</sup>C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I<sup>2</sup>C bus, the device can read it from the SIMD register. Any transmission or reception of data from the I<sup>2</sup>C bus must be made via the SIMD register.

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit  $7 \sim 0$  **D7~D0**: SIM data register bit  $7 \sim bit 0$ 

#### • I<sup>2</sup>C Address Register – SIMA Register

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bits 7~1 of the SIMA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I<sup>2</sup>C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected. Note that the SIMA register is the same register address as SIMC2 which is used by the SPI interface.

Bit	7	6	5	4	3	2	1	0
Name	A6	A5	A4	A3	A2	A1	A0	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~1 A6~A0: I<sup>2</sup>C slave address

A6~A0 is the I<sup>2</sup>C slave address bit 6~bit 0.

Bit 0 **D0**: Reserved bit, can be read or written

#### • I<sup>2</sup>C Control Registers – SIMC0 Register

There are three control registers for the  $I^2C$  interface, SIMC0, SIMC1 and SIMTOC. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC1 register contains the relevant flags which are used to indicate the  $I^2C$  communication status. Another register, SIMTOC, is used to control the  $I^2C$  time-out function and is described in the corresponding section.

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	—	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	—	R/W	R/W	R/W	R/W
POR	1	1	1	_	0	0	0	0

Bit 7~5

-5 **SIM2~SIM0**: SIM Operating Mode Control

000: SPI master mode; SPI clock is  $f_{\text{SYS}}/4$ 

001: SPI master mode; SPI clock is  $f_{SYS}/16$ 

010: SPI master mode; SPI clock is fsys/64

011: SPI master mode; SPI clock is f<sub>SUB</sub>

100: SPI master mode; SPI clock is STM CCRP match frequency/2

101: SPI slave mode

110: I<sup>2</sup>C slave mode

111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the  $I^2C$  or SPI function, they are used to control the SPI Master/Slave selection and

the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from STM and  $f_{SUB}$ . If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

- Bit 4 Unimplemented, read as "0"
- Bit 3~2 SIMDEB1~SIMDEB0: I<sup>2</sup>C Debounce Time Selection
  - 00: No debounce
    - 01: 2 system clock debounce
  - 1x: 4 system clock debounce

# Bit 1 SIMEN: SIM Enable Control

0: Disable

1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will lose their SPI or I<sup>2</sup>C function and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I<sup>2</sup>C interface via the SIM2~SIM0 bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 SIMICF: SIM SPI Incomplete Flag This bit is only used for the SPI mode of SIM and is described in the SPI registers section.

## • I<sup>2</sup>C Control Registers – SIMC1 Register

Bit	7	6	5	4	3	2	1	0		
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK		
R/W	R	R	R	R/W	R/W	R	R/W	R		
POR	1	0	0	0	0	0	0	1		
Bit 7	0: Data 1: Con The HC transferr	red. Upon o	ansferred an 8-bit dat he data tra completion	a transfer nsfer flag.	This flag		o when da g will go h			
Bit 6	0: Not 1: Add The HA device a	<ul> <li>interrupt will be generated.</li> <li>HAAS: I<sup>2</sup>C Bus address match flag</li> <li>0: Not address match</li> <li>1: Address match</li> <li>The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.</li> </ul>								
Bit 5	0: I <sup>2</sup> C 1: I <sup>2</sup> C The HB which w	vill occur w	busy ne I <sup>2</sup> C busy then a STA	RT signal i		The flag w	en the I <sup>2</sup> C b vill be set to			
Bit 4	HTX: I <sup>2</sup> 0: Slav		vice is trans the receive	mitter or re r	ceiver selec					



Bit 3	TXAK: I <sup>2</sup> C Bus transmit acknowledge flag
	0: Slave send acknowledge flag
	1: Slave do not send acknowledge flag
	The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8 bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAK bit to "0" before further data is received.
Bit 2	<ul> <li>SRW: I<sup>2</sup>C Slave Read/Write flag</li> <li>0: Slave device should be in receive mode</li> <li>1: Slave device should be in transmit mode</li> <li>The SRW flag is the I<sup>2</sup>C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I<sup>2</sup>C bus. When the</li> </ul>
	transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.
Bit 1	IAMWU: I <sup>2</sup> C Address Match Wake-up control 0: Disable 1: Enable
	This bit should be set to 1 to enable the I <sup>2</sup> C address match wake up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I <sup>2</sup> C address match wake up, then this bit must be cleared by the application program after wake-up to ensure correction device operation.
Bit 0	RXAK: I <sup>2</sup> C Bus Receive acknowledge flag 0: Slave receive acknowledge flag 1: Slave does not receive acknowledge flag
	The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK

flag is "1". When this occurs, the slave transmitter will release the SDA line to allow

the master to send a STOP signal to release the I<sup>2</sup>C Bus.



#### I<sup>2</sup>C Bus Communication

Communication on the I<sup>2</sup>C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I<sup>2</sup>C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an I<sup>2</sup>C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and SIMTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I<sup>2</sup>C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I<sup>2</sup>C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

• Step 1


Set the SIM2~SIM0 and SIMEN bits in the SIMC0 register to "110" and "1" respectively to enable the I<sup>2</sup>C bus.

• Step 2

Write the slave address of the device to the I2C bus address register SIMA.

• Step 3

Set the SIME interrupt enable bit of the interrupt control register to enable the SIM interrupt.



I<sup>2</sup>C Bus Initialisation Flow Chart

# I<sup>2</sup>C Bus Start Signal

The START signal can only be generated by the master device connected to the I<sup>2</sup>C bus and not by the slave device. This START signal will be detected by all devices connected to the I<sup>2</sup>C bus. When detected, this indicates that the I<sup>2</sup>C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.



#### I<sup>2</sup>C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I<sup>2</sup>C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I<sup>2</sup>C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an I<sup>2</sup>C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and SIMTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I<sup>2</sup>C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

#### I<sup>2</sup>C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the master device wishes to read data from the  $I^2C$  bus or write data to the  $I^2C$  bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the  $I^2C$  bus, therefore the slave device must be setup to send data to the  $I^2C$  bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the  $I^2C$  bus, therefore the slave device that the master wishes to send data to the  $I^2C$  bus, therefore the slave data from the  $I^2C$  bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the  $I^2C$  bus, therefore the slave device must be setup to read data from the  $I^2C$  bus as a receiver.

#### I<sup>2</sup>C Bus Slave Address Acknowledge Signal


After the master has transmitted a calling address, any slave device on the I<sup>2</sup>C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the SIMC1 register should be set to "0".

### I<sup>2</sup>C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register. If setup as a receiver, the slave device must read the transmitted data from the SIMD register.




When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



I<sup>2</sup>C Communication Timing Diagram

Note: \*When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.






### I<sup>2</sup>C Time-out Control

In order to reduce the problem of I<sup>2</sup>C lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the I<sup>2</sup>C is not received for a while, then the I<sup>2</sup>C circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an I<sup>2</sup>C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the SIMTOC register, then a time-out condition will occur. The time-out function will stop when an I<sup>2</sup>C "STOP" condition occurs.





When an I<sup>2</sup>C time-out counter overflow occurs, the counter will stop and the SIMTOEN bit will be cleared to zero and the SIMTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the I<sup>2</sup>C interrupt vector. When an I<sup>2</sup>C time-out occurs, the I<sup>2</sup>C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I <sup>2</sup> C Time-out
SIMD, SIMA, SIMC0	No change
SIMC1	Reset to POR condition

I <sup>2</sup> C Registers	after	Time-out
----------------------------	-------	----------

The SIMTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using SIMTOS bit field in the SIMTOC register. The time-out time is given by the formula:  $((1\sim64)\times32)/f_{SUB}$ . This gives a time-out period which ranges from about 1ms to 64ms.

#### SIMTOC Register

Bit	7	6	5	4	3	2	1	0
Name	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	SIMTOR 0: Disa 1: Enab	ble	C Time-ou	t control				

Bit 6 SIMTOF: SIM I<sup>2</sup>C Time-out flag

0: No time-out occurred

1: Time-out occurred

Bit 5~0 **SIMTOS5~SIMTOS0**: SIM I<sup>2</sup>C Time-out period selection I<sup>2</sup>C time-out clock source is f<sub>SUB</sub>/32.

I<sup>2</sup>C time-out time is equal to (SIMTOS[5:0]+1) × (32/ $f_{SUB}$ ).

# Serial Peripheral Interface – SPIA

The device contains an independent SPI function. It is important not to confuse this independent SPI function with the additional one contained within the combined SIM function, which is described in another section of this datasheet. This independent SPI function will carry the name SPIA to distinguish it from the other one in the SIM.


The SPIA interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPIA interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPIA interface specification can control multiple slave devices from a single master, however the device is provided with only one  $\overline{\text{SCSA}}$  pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pins to select the slave devices.

# **SPIA Interface Operation**

The SPIA interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDIA, SDOA, SCKA and  $\overline{SCSA}$ . Pins SDIA and SDOA are the Serial Data Input and Serial Data Output lines, the SCKA pin is the Serial Clock line and  $\overline{SCSA}$  is the Slave Select line. As the SPIA interface pins are pin-shared with normal I/O pins, the SPIA interface must first be enabled by configuring the corresponding selection bits in the pin-shared function selection registers. The SPIA can be disabled or enabled using the SPIAEN bit in the SPIACO register. Communication between devices connected to the SPIA interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single  $\overline{SCSA}$  pin only one slave device can be utilized.

The  $\overline{\text{SCSA}}$  pin is controlled by the application program, set the SACSEN bit to "1" to enable the  $\overline{\text{SCSA}}$  pin function and clear the SACSEN bit to "0" to place the  $\overline{\text{SCSA}}$  pin into a floating state.




SPIA Master/Slave Connection

The SPIA function in the device offers the following features:

- Full duplex synchronous data transfer
- Both Master and Slave modes
- · LSB first or MSB first data transmission modes
- Transmission complete flag
- Rising or falling active clock edge

The status of the SPIA interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as SACSEN and SPIAEN.





# **SPIA Registers**

There are three internal registers which control the overall operation of the SPIA interface. These are the SPIAD data register and two registers, SPIAC0 and SPIAC1.

Reg	jister				В	it			
Name		7	6	5	4	3	2	1	0
SPI	IAC0	SASPI2	SASPI1	SASPI0	—	_	—	SPIAEN	SPIAICF
SPI	IAC1	—	—	SACKPOLB	SACKEG	SAMLS	SACSEN	SAWCOL	SATRF
SP	PIAD	D7	D6	D5	D4	D3	D2	D1	D0

SPIA	Registers	List
------	-----------	------

#### **SPIA Data Register**

The SPIAD register is used to store the data being transmitted and received. Before the device writes data to the SPIA bus, the actual data to be transmitted must be placed in the SPIAD register. After the data is received from the SPIA bus, the device can read it from the SPIAD register. Any transmission or reception of data from the SPIA bus must be made via the SPIAD register.

SPIAD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit  $7 \sim 0$  **D7~D0**: SPIA data register bit  $7 \sim bit 0$ 

## SPIA Control Registers

There are also two control registers for the SPIA interface, SPIAC0 and SPIAC1. The SPIAC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SPIAC1 register is used for other control functions such as LSB/MSB selection, write collision flag etc.

#### SPIAC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SASPI2	SASPI1	SASPI0	—	—	—	SPIAEN	SPIAICF
R/W	R/W	R/W	R/W	_	_	_	R/W	R/W
POR	1	1	1	—	_	—	0	0

Bit 7~5 SASPI2~SASPI0: SPIA Operating Mode Control

000: SPIA master mode; SPIA clock is  $f_{SYS}/4$ 

001: SPIA master mode; SPIA clock is  $f_{\mbox{\scriptsize SYS}}/16$ 

010: SPIA master mode; SPIA clock is fsys/64

011: SPIA master mode; SPIA clock is fSUB

100: SPIA master mode; SPIA clock is PTM0 CCRP match frequency/2

101: SPIA slave mode

110: Unimplemented

111: Unimplemented

These bits are used to control the SPIA Master/Slave selection and the SPIA Master clock frequency. The SPIA clock is a function of the system clock but can also be chosen to be sourced from PTM0 and  $f_{SUB}$ . If the SPIA Slave Mode is selected then the clock will be supplied by an external Master device.

# Bit 4~2 Unimplemented, read as "0"

Bit 1 SPIAEN: SPIA Enable Control

0: Disable

1: Enable

The bit is the overall on/off control for the SPIA interface. When the SPIAEN bit is cleared to zero to disable the SPIA interface, the SDIA, SDOA, SCKA and  $\overline{\text{SCSA}}$  lines will lose their SPIA function and the SPIA operating current will be reduced to a minimum value. When the bit is high the SPIA interface is enabled.

#### Bit 0

t 0 SPIAICF: SPIA Incomplete Flag

0: SPIA incomplete condition is not occurred

1: SPIA incomplete condition is occured

This bit is only available when the SPIA is configured to operate in an SPIA slave mode. If the SPIA operates in the slave mode with the SPIAEN and SACSEN bits both being set to 1 but the  $\overline{SCSA}$  line is pulled high by the external master device before the SPIA data transfer is completely finished, the SPIAICF bit will be set to 1 together with the SATRF bit. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the SATRF bit will not be set to 1 if the SPIAICF bit is set to 1 by software application program.



#### •

Bit	7	6	5	4	3	2	1	0		
Name	_		SACKPOLB	SACKEG	SAMLS	SACSEN	SAWCOL	SATRF		
R/W	_		R/W	R/W	R/W	R/W	R/W	R/W		
POR			0	0	0	0	0	0		
8it 7~6	Unimp	lemented,	read as "0"							
Bit 5	0: Th 1: Th The SA then th	e SCKA li e SCKA li CKPOLE e SCKA li	PIA clock line ine will be hig ine will be low bit determine ine will be low	ch when the v when the es the base v when the	clock is in clock is ina condition of clock is ina	active active of the clock active. Whe	en the SAC			
Bit 4			CKA line will SCKA clock				e.			
	SACKI 0: SC 1: SC SACKI 0: SC 1: SC The SA	POLB=0 CKA has hi CKA has hi POLB=1 CKA has lo CKA has lo ACKEG at	igh base level ow base level ow base level ow base level nd SACKPOI ts data on the	with data c with data c with data ca with data ca LB bits are	apture on S apture on S apture on S upture on S used to se	SCKA rising SCKA fallin CKA falling CKA rising tup the way	ng edge g edge edge y that the c			
Sit 3	SACK then th bit is lo bit det SACK SAML 0: LS	POLB bit e SCKA l ow, then th ermines a POLB bit.	executed othe determines t ine will be lo ne SCKA line netive clock of ata shift order	he base co ow when th will be hig edge type	ndition of te clock is th when the	the clock 1 inactive. W e clock is in	ine, if the When the Sanactive. The	bit is hig ACKPOL e SACKE		
			hift select bit t. Setting the l							
Bit 2	0: Di 1: En	sable able	SCSA pin con							
	The SACSEN bit is used as an enable/disable for the $\overline{\text{SCSA}}$ pin. If this bit is low, then the $\overline{\text{SCSA}}$ pin will be disabled and placed into a floating condition. If the bit is high the $\overline{\text{SCSA}}$ pin will be enabled and used as a select pin.									
Bit 1	SAWCOL: SPIA write collision flag 0: No collision 1: Collision									
	The SAWCOL flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SPIAD register during a data transfer operation. This writing operation will be ignored if data is being transferred The bit can be cleared by the application program.									
3it 0	0: SP 1: SP The SA when a	IA data is IA data tra ATRF bit i In SPIA da	ransmit/Receir being transfer ansmission is is the Transm ata transmission e used to geno	rred completed it/Receive on is compl	Complete leted, but m					




# **SPIA** Communication

After the SPIA interface is enabled by setting the SPIAEN bit high, then in the Master Mode, when data is written to the SPIAD register, transmission/reception will begin simultaneously. When the data transfer is complete, the SATRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SPIAD register will be transmitted and any data on the SDIA pin will be shifted into the SPIAD register.

The master should output an SCSA signal to enable the slave device before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the SCSA signal depending upon the configurations of the SACKPOLB bit and SACKEG bit. The accompanying timing diagram shows the relationship between the slave data and SCSA signal for various configurations of the SACKPOLB and SACKEG bits.

The SPIA will continue to function in certain IDLE Modes if the clock source used by the SPIA interface is still active.




SPIA Slave Mode Timing – SACKEG=0



HT66FB582







# SPIA Bus Enable/Disable

To enable the SPIA bus, set SACSEN=1 and  $\overline{\text{SCSA}}=0$ , then wait for data to be written into the SPIAD (TXRX buffer) register. For the Master Mode, after data has been written to the SPIAD (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred the SATRF bit should be set. For the Slave Mode, when clock pulses are received on SCKA, data in the TXRX buffer will be shifted out or data on SDIA will be shifted in.

When the SPIA bus is disabled, SCKA, SDIA, SDOA, SCSA will become I/O pins or the other functions using the corresponding pin-shared control bits.

#### **SPIA Operation Steps**

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The SACSEN bit in the SPIAC1 register controls the overall function of the SPIA interface. Setting this bit high will enable the SPIA interface by allowing the  $\overline{SCSA}$  line to be active, which can then be used to control the SPIA interface. If the SACSEN bit is low, the SPIA interface will be disabled and the  $\overline{SCSA}$  line will be in a floating condition and can therefore not be used for control of the SPIA interface. If the SACSEN bit in the SPIAC0 register are set high, this will place the SDIA line in a floating condition and the SDOA line high. If in Master Mode the SCKA line will be either high or low depending upon the clock polarity selection bit SACKPOLB in the SPIAC1 register. If in Slave Mode the SCKA line will be in a floating condition. If SPIAEN is low then the bus will be disabled and  $\overline{SCSA}$ , SDIA, SDOA and SCKA will all become I/O pins or the other functions. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SPIAD register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

Master Mode:

• Step 1

Select the clock source and Master mode using the SASPI2~SASPI0 bits in the SPIAC0 control register.

• Step 2

Setup the SACSEN bit and setup the SAMLS bit to choose if the data is MSB or LSB first, this must be same as the Slave device.

• Step 3

Setup the SPIAEN bit in the SPIAC0 control register to enable the SPIA interface.

• Step 4

For write operations: write the data to the SPIAD register, which will actually place the data into the TXRX buffer. Then use the SCKA and  $\overline{\text{SCSA}}$  lines to output the data. After this go to step 5. For read operations: the data transferred in on the SDIA line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SPIAD register.

• Step 5

Check the SAWCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the SATRF bit or wait for a SPIA serial bus interrupt.

• Step 7

Read data from the SPIAD register.



- Step 8
  - Clear SATRF.
- Step 9
  - Go to step 4.

Slave Mode:

• Step 1

Select the SPIA Slave mode using the SASPI2~SASPI0 bits in the SPIAC0 control register.

• Step 2

Setup the SACSEN bit and setup the SAMLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Master device.

• Step 3

Setup the SPIAEN bit in the SPIAC0 control register to enable the SPIA interface.

• Step 4

For write operations: write the data to the SPIAD register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCKA and  $\overline{\text{SCSA}}$  signal. After this, go to step 5. For read operations: the data transferred in on the SDIA line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SPIAD register.

• Step 5

Check the SAWCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the SATRF bit or wait for a SPIA serial bus interrupt.

• Step 7

Read data from the SPIAD register.

• Step 8

Clear SATRF.

• Step 9 Go to step 4.

# **Error Detection**

The SAWCOL bit in the SPIAC1 register is provided to indicate errors during data transfer. The bit is set by the SPIA serial Interface but must be cleared by the application program. This bit indicates a data collision has occurred which happens if a write to the SPIAD register takes place during a data transfer operation and will prevent the write operation from continuing.




# UART Interface

The device contains an integrated full-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function possesses its own internal interrupt which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:

- Full-duplex, asynchronous communication
- 8 or 9 bits character length
- Even, odd or no parity options
- One or two stop bits
- Baud rate generator with 8-bit prescaler
- Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- Separately enabled transmitter and receiver
- 2-byte Deep FIFO Receive Data Buffer
- RX pin wake-up function
- · Transmit and receive interrupts
- Interrupts can be initialized by the following conditions:
  - Transmitter Empty
  - Transmitter Idle
  - Receiver Full
  - Receiver Overrun
  - Address Mode Detect



MCU Data Bus UART Data Transfer Block Diagram



# **UART External Pins**

To communicate with an external serial interface, the internal UART has two external pins known as TX and RX. The TX and RX pins are the UART transmitter and receiver pins respectively. The TX and RX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UARTEN bit, the TXEN and RXEN bits, if set, will setup these pins to their respective TX output and RX input conditions and disable any pull-high resistor option which may exist on the TX and RX pins. When the TX or RX pin function is disabled by clearing the UARTEN, TXEN or RXEN bit, the TX or RX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the TX or RX pin or not is determined by the corresponding I/O pull-high function control bit.

# UART Data Transfer Scheme

The above block diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the TXR\_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the TXR\_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external RX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal TXR\_RXR register, where it is buffered and can be manipulated by the application program. Only the TXR\_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register in the Data Memory. This shared register known as the TXR\_RXR register is used for both data transmission and data reception.

# **UART Status and Control Registers**

There are five control registers associated with the UART function. The USR, UCR1 and UCR2 registers control the overall function of the UART, while the BRG register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR\_RXR data register.

Register Name	Bit										
	7	6	5	4	3	2	1	0			
USR	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF			
UCR1	UARTEN	BNO	PREN	PRT	STOPS	TXBRK	RX8	TX8			
UCR2	TXEN	RXEN	BRGH	ADDEN	WAKE	RIE	TIIE	TEIE			
TXR_RXR	D7	D6	D5	D4	D3	D2	D1	D0			
BRG	D7	D6	D5	D4	D3	D2	D1	D0			

**UART Registers List** 



### USR Register

The USR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the USR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7

#### PERR: Parity error flag

0: No parity error is detected

1: Parity error is detected

The PERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared by a software sequence which involves a read to the status register USR followed by an access to the TXR\_RXR data register.

Bit 6 NF: Noise flag

0: No noise is detected

1: Noise is detected

The NF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The NF flag is set during the same cycle as the RXIF flag but will not be set in the case of as overrun. The NF flag can be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR\_RXR data register.

#### Bit 5 **FERR**: Framing error flag

0: No framing error is detected

1: Framing error is detected

The FERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR\_RXR data register.

#### Bit 4 **OERR**: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The OERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the TXR\_RXR receive data register. The flag is cleared by a software sequence, which is a read to the status register USR followed by an access to the TXR RXR data register.

#### Bit 3 **RIDLE**: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The RIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLE bit is "1" indicating that the UART receiver is idle and the RX pin stays in logic high condition.

Bit 2 **RXIF**: Receive TXR\_RXR data register status 0: TXR RXR data register is empty

1: TXR RXR data register has available data

The RXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the TXR\_RXR read data register is empty. When the flag is "1", it indicates that the TXR\_RXR read data register contains new data. When the contents of the shift register are transferred to the TXR\_RXR register, an interrupt is generated if RIE=1 in the UCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NF, FERR, and/or PERR are set within the same clock cycle. The RXIF flag is cleared when the USR register is read with RXIF set, followed by a read from the TXR\_RXR register, and if the TXR\_RXR register has no data available.

Bit 1 TIDLE: Transmission idle

0: Data transmission is in progress (Data being transmitted)

1: No data transmission is in progress (Transmitter is idle)

The TIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the TXIF flag is "1" and when there is no transmit data or break character being transmitted. When TIDLE is equal to "1", the TX pin becomes idle with the pin state in logic high condition. The TIDLE flag is cleared by reading the USR register with TIDLE set and then writing to the TXR\_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

Bit 0

#### TXIF: Transmit TXR RXR data register status

- 0: Character is not transferred to the transmit shift register
- 1: Character has transferred to the transmit shift register (TXR\_RXR data register is empty)

The TXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the TXR\_RXR data register. The TXIF flag is cleared by reading the UART status register (USR) with TXIF set and then writing to the TXR\_RXR data register. Note that when the TXEN bit is set, the TXIF flag bit will also be set since the transmit data register is not yet full.



#### • UCR1 Register

The UCR1 register together with the UCR2 register are the two UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UARTEN	BNO	PREN	PRT	STOPS	TXBRK	RX8	TX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	х	0

"x" unknown

Bit 7

#### UARTEN: UART function enable control

0: Disable UART. TX and RX pins are in a floating state

1: Enable UART. TX and RX pins function as UART pins

The UARTEN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the RX pin as well as the TX pin will be set in a floating state. When the bit is equal to "1", the UART will be enabled and the TX and RX pins will function as defined by the TXEN and RXEN enable control bits.

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF bits will be cleared, while the TIDLE, TXIF and RIDLE bits will be set. Other control bits in UCR1, UCR2 and BRG registers will remain unaffected. If the UART is active and the UARTEN bit is cleared, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.

#### Bit 6 **BNO**: Number of data transfer bits selection

- 0: 8-bit data transfer
- 1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8 and TX8 will be used to store the 9th bit of the received and transmitted data respectively.

- Bit 5 **PREN**: Parity function enable control
  - 0: Parity function is disabled
  - 1: Parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled. Replace the most significant bit position with a parity bit.

- Bit 4 **PRT**: Parity type selection bit
  - 0: Even parity for parity generator
  - 1: Odd parity for parity generator

This bit is the parity type selection bit. When this bit is equal to "1", odd parity type will be selected. If the bit is equal to "0", then even parity type will be selected.

# Bit 3 STOPS: Number of Stop bits selection

- 0: One stop bit format is used
- 1: Two stop bits format is used

This bit determines if one or two stop bits are to be used. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used.



Bit 2 TXBRK: Transmit break character 0: No break character is transmitted 1: Break characters transmit The TXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRK bit is reset. Bit 1 RX8: Receive data bit 8 for 9-bit data transfer format (read only) This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as RX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format. Bit 0 TX8: Transmit data bit 8 for 9-bit data transfer format (write only) This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

#### UCR2 Register

The UCR2 register is the second of the two UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various UART interrupt sources. The register also serves to control the baud rate speed, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	TXEN	RXEN	BRGH	ADDEN	WAKE	RIE	TIIE	TEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **TXEN**: UART Transmitter enabled control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named TXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TX pin will be set in a floating state.

If the TXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the TXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TX pin will be set in a floating state.

Bit 6 **RXEN**: UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named RXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RX pin will be set in a floating state. If the RXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the receiver will be enabled and the RX pin will be controlled by the UART. Clearing the RXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX pin will be set in a floating state.



Bit 5	BRGH: Baud Rate speed selection 0: Low speed baud rate
	1: High speed baud rate The bit named BRGH selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register BRG, controls the Baud Rate of the UART. If this bit is equal to "1", the high speed mode is selected. If the bit is equal to "0", the low speed mode is selected.
Bit 4	ADDEN: Address detect function enable control 0: Address detect function is disabled 1: Address detect function is enabled
	The bit named ADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to RX7 if BNO=0 or the 9th bit, which corresponds to RX8 if BNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.
Bit 3	WAKE: RX pin wake-up UART function enable control 0: RX pin wake-up UART function is disabled 1: RX pin wake-up UART function is enabled
	This bit is used to control the wake-up UART function when a falling edge on the RX pin occurs. Note that this bit is only available when the UART clock ( $f_H$ ) is switched off. There will be no RX pin wake-up UART function if the UART clock ( $f_H$ ) exists. If the WAKE bit is set to 1 as the UART clock ( $f_H$ ) is switched off, a UART wake-up request will be initiated when a falling edge on the RX pin occurs. When this request happens and the corresponding interrupt is enabled, an RX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock ( $f_H$ ) via the application program. Otherwise, the UART function can not resume even if there is a falling edge on the RX pin when the WAKE bit is cleared to 0.
Bit 2	<b>RIE</b> : Receiver interrupt enable control 0: Receiver related interrupt is disabled 1: Receiver related interrupt is enabled
	This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERR or receive data available flag RXIF is set, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the OERR or RXIF flags.
Bit 1	<b>THE</b> : Transmitter Idle interrupt enable control 0: Transmitter idle interrupt is disabled 1: Transmitter idle interrupt is enabled
	This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLE is set, due to a transmitter idle condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TIDLE flag.
Bit 0	<b>TEIE</b> : Transmitter Empty interrupt enable control 0: Transmitter empty interrupt is disabled 1: Transmitter empty interrupt is enabled
	This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag TXIF is set, due to a transmitter empty condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TXIF flag.



#### • TXR\_RXR Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

Bit 7~0 **D7~D0**: UART Transmit/Receive Data bit 7 ~ bit 0

#### BRG Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

Bit 7~0 **D7~D0**: Baud Rate values

By programming the BRGH bit in UCR2 Register which allows selection of the related formula described above and programming the required value in the BRG register, the required baud rate can be setup.

Note: Baud rate= $f_H / [64 \times (N+1)]$  if BRGH=0.

Baud rate= $f_H / [16 \times (N+1)]$  if BRGH=1.

#### **Baud Rate Generator**

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register BRG and the second is the value of the BRGH bit with the control register UCR2. The BRGH bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the BRG register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the BRG register and has a range of between 0 and 255.

UCR2 BRGH Bit	0	1	
Baud Rate (BR)	f <sub>H</sub> / [64 (N+1)]	f <sub>H</sub> / [16 (N+1)]	

By programming the BRGH bit which allows selection of the related formula and programming the required value in the BRG register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the BRG register, there will be an error associated between the actual and requested value. The following example shows how the BRG register value N and the error value can be calculated.

#### **Calculating the Baud Rate and Error Values**

For a clock frequency of 4MHz, and with BRGH cleared to zero determine the BRG register value N, the actual baud rate and the error value for a desired baud rate of 4800.

From the above table the desired baud rate  $BR=f_H / [64 (N+1)]$ 

Re-arranging this equation gives  $N=[f_H / (BR \times 64)] - 1$ 

Giving a value for N=[4000000 / (4800×64)] - 1=12.0208

To obtain the closest value, a decimal value of 12 should be placed into the BRG register. This gives an actual or calculated baud rate value of BR= $4000000 / [64 \times (12+1)] = 4808$ 

Therefore the error is equal to (4808 - 4800) / 4800=0.16%



# UART Setup and Control

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding BNO, PRT, PREN, and STOPS bits in the UCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

# Enabling/Disabling the UART Interface

The basic on/off function of the internal UART function is controlled using the UARTEN bit in the UCR1 register. If the UARTEN, TXEN and RXEN bits are set, then these two UART pins will act as normal TX output pin and RX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.

Clearing the UARTEN bit will disable the TX and RX pins and allow these two pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF being cleared while bits TIDLE, TXIF and RIDLE will be set. The remaining control bits in the UCR1, UCR2 and BRG registers will remain unaffected. If the UARTEN bit in the UCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.


#### Data, Parity and Stop Bit Selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UCR1 register. The BNO bit controls the number of data bits which can be set to either 8 or 9, the PRT bit controls the choice of odd or even parity, the PREN bit controls the parity on/off function and the STOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only used for the transmitter. There is only one stop bit for the receiver.

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit
Example of 8	-bit Data Form	nats		
1	8	0	0	1
1	7	0	1	1
1	7	1	0	1
Example of 9	-bit Data Form	nats		
1	9	0	0	1
1	8	0	1	1
1	8	1	0	1



Transmitter Receiver Data FormatThe following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



# **UART Transmitter**

Data word lengths of either 8 or 9 bits can be selected by programming the BNO bit in the UCR1 register. When BNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8 bit in the UCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the TXR RXR register. The data to be transmitted is loaded into this TXR RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the TXR RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXEN bit is set, but the data will not be transmitted until the TXR RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR RXR register, after which the TXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the TXR RXR register will result in an immediate transfer to the TSR. If during a transmission the TXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TX output pin can then be configured as the I/O or other pin-shared function by configuring the corresponding pin-shared control bits.

#### **Transmitting Data**

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit first. In the transmit mode, the TXR\_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8 bit in the UCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNO, PRT, PREN and STOPS bits to define the required word length, parity type and number of stop bits.
- Setup the BRG register to select the desired baud rate.
- Set the TXEN bit to ensure that the TX pin is used as a UART transmitter pin.
- Access the USR register and write the data that is to be transmitted into the TXR\_RXR register. Note that this step will clear the TXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when TXIF=0, data will be inhibited from being written to the TXR\_RXR register. Clearing the TXIF flag is always achieved using the following software sequence:



1. A USR register access

2. A TXR\_RXR register write execution

The read-only TXIF flag is set by the UART hardware and if set indicates that the TXR\_RXR register is empty and that other data can now be written into the TXR\_RXR register without overwriting the previous data. If the TEIE bit is set then the TXIF flag will generate an interrupt.

During a data transmission, a write instruction to the TXR\_RXR register will place the data into the TXR\_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR\_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the TIDLE bit will be set. To clear the TIDLE bit the following software sequence is used:

1. A USR register access

2. A TXR\_RXR register write execution

Note that both the TXIF and TIDLE bits are cleared by the same software sequence.

#### **Transmit Break**

If the TXBRK bit is set then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by 13×N '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the TXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the TXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

#### **UART Receiver**

The UART is capable of receiving word lengths of either 8 or 9 bits. If the BNO bit is set, the word length will be set to 9 bits with the MSB being stored in the RX8 bit of the UCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the RX external input pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX input pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.



#### **Receiving Data**

When the UART receiver is receiving data, the data is serially shifted in on the external RX input pin, LSB first. In the read mode, the TXR\_RXR register forms a buffer between the internal bus and the receiver shift register. The TXR\_RXR register is a two byte deep FIFO data buffer, where two bytes can be held in the FIFO while a third byte can continue to be received. Note that the application program must ensure that the data is read from TXR\_RXR before the third byte has been completely shifted in, otherwise this third byte will be discarded and an overrun error OERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of BNO, PRT and PREN bits to define the word length, parity type.
- Setup the BRG register to select the desired baud rate.
- Set the RXEN bit to ensure that the RX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The RXIF bit in the USR register will be set when the TXR\_RXR register has data available. There will be at most one more character available before an overrun error occurs.
- When the contents of the shift register have been transferred to the TXR\_RXR register, then if the RIE bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The RXIF bit can be cleared using the following software sequence:

1. A USR register access

2. A TXR\_RXR register read execution

#### **Receive Break**

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNO bit plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNO plus one stop bit. The RXIF bit is set, FERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the RIDLE bit is set. A break is regarded as a character that contains only zeros with the FERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the FERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the RIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, FERR, will be set.
- The receive data register, TXR\_RXR, will be cleared.
- The OERR, NF, PERR, RIDLE or RXIF flags will possibly be set.

#### **Idle Status**

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the USR register, otherwise known as the RIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLE flag will have a high value, which indicates the receiver is in an idle condition.



# **Receiver Interrupt**

The read only receive interrupt flag RXIF in the USR register is set by an edge generated by the receiver. An interrupt is generated if RIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, TXR\_RXR. An overrun error can also generate an interrupt if RIE=1.

# **Managing Receiver Errors**

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

#### Overrun Error – OERR

The TXR\_RXR register is composed of a two byte deep FIFO data buffer, where two bytes can be held in the FIFO register, while a third byte can continue to be received. Before this third byte has been entirely shifted in, the data should be read from the TXR\_RXR register. If this is not done, the overrun error flag OERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The OERR flag in the USR register will be set.
- The TXR RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the RIE bit is set.

The OERR flag can be cleared by an access to the USR register followed by a read to the TXR\_RXR register.

#### Noise Error – NF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, NF, in the USR register will be set on the rising edge of the RXIF bit.
- Data will be transferred from the Shift register to the TXR\_RXR register.
- No interrupt will be generated. However this bit rises at the same time as the RXIF bit which itself generates an interrupt.

Note that the NF flag is reset by a USR register read operation followed by a TXR\_RXR register read operation.

#### Framing Error – FERR

The read only framing error flag, FERR, in the USR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the FERR flag will be set. The FERR flag and the received data will be recorded in the USR and TXR\_RXR registers respectively, and the flag is cleared in any reset.

# Parity Error — PERR

The read only parity error flag, PERR, in the USR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, PREN=1, and if the parity type, odd or even is selected. The read only PERR flag and the received data will be recorded in the USR and TXR\_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, FERR and PERR, in the USR register should first be read by the application program before reading the data word.




# **UART Interrupt Structure**

Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. When any of these conditions are created, if the global interrupt enable bit, multi-function interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding USR register flags which will generate a UART interrupt if its associated interrupt enable control bit in the UCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UART interrupt sources.

The address detect condition, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt when an address detect condition occurs if its function is enabled by setting the ADDEN bit in the UCR2 register. An RX pin wake-up, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt if the UART clock ( $f_{\rm H}$ ) source is switched off and the WAKE and RIE bits in the UCR2 register are set when a falling edge on the RX pin occurs.

Note that the USR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the related interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.





#### Address Detect Mode

Setting the Address Detect Mode bit, ADDEN, in the UCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIF flag. If the ADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the MFnE, URE and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if BNO=1 or the 8th bit if BNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the RXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit PREN to zero.

ADDEN	Bit 9 if BNO=1, Bit 8 if BNO=0	UART Interrupt Generated		
0	0	$\checkmark$		
0	1	$\checkmark$		
1	0	×		
	1	$\checkmark$		

**ADDEN Bit Function** 

#### **UART Power Down and Wake-up**

When the UART clock  $(f_H)$  is off, the UART will cease to function, all clock sources to the module are shutdown. If the UART clock  $(f_H)$  is off while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the Power Down Mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the Power Down Mode, note that the USR, UCR1, UCR2, transmit and receive registers, as well as the BRG register will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the Power Down mode.

The UART function contains a receiver RX pin wake-up function, which is enabled or disabled by the WAKE bit in the UCR2 register. If this bit, along with the UART enable bit, UARTEN, the receiver enable bit, RXEN and the receiver interrupt bit, RIE, are all set when the UART clock ( $f_H$ ) is off, then a falling edge on the RX pin will trigger an RX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, the Multi-function Interrupt enable bit, MFnE, and the UART interrupt enable bit, URE, must be set. If the EMI, MFnE and URE bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the UART interrupt will not be generated until after this time has elapsed.



# Low Voltage Detector – LVD

The device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage,  $V_{DD}$ , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

# **LVD Register**

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register,  $V_{LVD2}$ ~ $V_{LVD0}$ , are used to select one of eight fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the  $V_{DD}$  voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.


#### LVDC Register

Bit	7	6	5	4	3	2	1	0			
Name	—	—	LVDO	LVDEN	VBGEN	VLVD2	VLVD1	VLVD0			
R/W	_	—	R	R/W	R/W	R/W	R/W	R/W			
POR		<u> </u>									
Bit 7~6	Unimplemented, read as "0"										
Bit 5	0: No 1	LVDO: LVD Output flag 0: No Low Voltage Detected 1: Low Voltage Detected									
Bit 4	<b>LVDEN</b> : Low Voltage Detector Enable control 0: Disable 1: Enable										
Bit 3	0: Disa 1: Enal	<ul> <li>VBGEN: Bandgap Voltage Output Enable control</li> <li>0: Disable</li> <li>1: Enable</li> <li>Note that the Bandgap circuit is enabled when the LVD or LVR function is enabled or</li> </ul>									
		-	bit is set to			D OI LVIK	runetion is	chuoled of			
Bit 2~0	VLVD2- 000: 2. 001: 2. 010: 2. 011: 2. 100: 3. 101: 3. 110: 3. 111: 4.	0V 2V 4V 7V 0V 3V 6V	LVD Voltag	e selection							



# LVD Operation

The Low Voltage Detector function operates by comparing the power supply voltage,  $V_{DD}$ , with a pre-specified voltage level stored in the LVDC register. This has a range of between 2.0V and 4.0V. When the power supply voltage,  $V_{DD}$ , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. The Low Voltage Detector function is supplied by a reference voltage which will be automatically enabled. When the device is in the SLEEP mode, the low voltage detector will be disabled even if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay  $t_{LVDS}$  should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the  $V_{DD}$  voltage may rise and fall rather slowly, at the voltage nears that of  $V_{LVD}$ , there may be multiple bit LVDO transitions.



The Low Voltage Detector also has its own interrupt which is contained within one of the Multifunction interrupts, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of  $t_{LVD}$  after the LVDO bit has been set high by a low voltage condition. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if  $V_{DD}$  falls below the preset LVD voltage. This will cause the device to wake-up from the SLEEP or IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enters the SLEEP or IDLE Mode.



# **USB Interface**

The USB interface is a 4-wire serial bus that allows communication between a host device and up to 127 max peripheral devices on the same bus. A token based protocol method is used by the host device for communication control. Other advantages of the USB bus include live plugging and unplugging and dynamic device configuration. As the complexity of USB data protocol does not permit comprehensive USB operation information to be provided in this datasheet, the reader should therefore consult other external information for a detailed USB understanding.

The device includes a USB interface function allowing for the convenient design of USB peripheral products.

# **Power Plane**

There are three power planes for the device and they are USB SIE VDD, VDDIO and the MCU VDD.

For the USB SIE VDD it will supply power for all circuits related to USB SIE and is sourced from pin "UBUS". Once the USB is removed from the USB interface and there is no power in the USB BUS, the USB SIE circuit is no longer operational.

For the PA port and PC7~PC4 pins, the power can be supplied by the VDD, V33O or VDDIO pin selected using the PMPS register.

The VDDIO is pin-shared with PE0 and VREF pins .The VDDIO function can be selected by the corresponding pin-shared function selection bits.


For the MCU VDD, it supplies power for all the device circuits except the USB SIE which is supplied by UBUS.

# **USB Interface Operation**

To communicate with an external USB host, the internal USB module has the external pins known as UDP and UDN along with the 3.3V regulator output V33O. A Serial Interface Engine (SIE) decodes the incoming USB data stream and transfers it to the correct endpoint buffer memory known as the FIFO. The USB module has 8 endpoints, EP0 ~ EP7, and the FIFO size for each endpoint except endpoint 0 can respectively be configured using the UFC0~UFC2 registers by application programs. All endpoints except endpoint 0 can be configured to have 8, 16, 32 or 64 bytes together with the FIFOn registers as the FIFO size. The endpoint 0 has 8-byte FIFO size. The endpoint 0 supports the control transfer while the endpoint 1 ~ endpoint 7 support the Interrupt or Bulk transfer.

As the USB FIFO is assigned from the last sector of the General Purpose Data Memory and has a start address to the upper address, dependent on the FIFO size, if the corresponding data RAM sector is used for both general purpose RAM and the USB FIFO, special care should be taken that the RAM EQU definition should not overlap with the USB FIFO RAM address. The USB FIFO size and definition for IN/OUT control depends upon the UFC0~UFC2, UFIEN and UFOEN registers.





USB FIFO Size Configuration Example

# **USB Interface Registers**

The USB function control is implemented using a series of registers. A series of status registers provide the user with the USB data transfer situation as well as any error conditions. The USB contains its own independent interrupt which can be used to indicate when the USB FIFOs are accessed by the host device or a change of the USB operating conditions including the USB suspend mode, resume event or USB reset occurs.

Register					Bit			
Name	7	6	5	4	3	2	1	0
SYSC		USBDIS	RUBUS	UBUSF			D1	ESDF
USB_ STAT	OD10	OD0O	OD1I	OD0I	SE1	SE0	PU	_
UINT	EP7EN	EP6EN	EP5EN	EP4EN	EP3EN	EP2EN	EP1EN	EP0EN
USC	URD	UMS2	UMS1	UMS0	RESUME	URST	RMWK	SUSP
UESR	EP7F	EP6F	EP5F	EP4F	EP3F	EP2F	EP1F	EP0F
UCC	RCTRL	—	JSUSP	SUSP2	USBCKEN	EPS2	EPS1	EPS0
AWR	AD6	AD5	AD4	AD3	AD2	AD1	AD0	WKEN
STLI	STLI7	STLI6	STLI5	STLI4	STLI3	STLI2	STLI1	STLI0
STLO	STLO7	STLO6	STLO5	STLO4	STLO3	STLO2	STLO1	—
SIES	NMI	UERR2	UERR1	UERR0	IN	OUT	UFERR	ASET
MISC	LEN0	READY	SETCMD	V33OS	_	CLEAR	ΤX	REQUEST
UFIEN	SETI7	SETI6	SETI5	SETI4	SETI3	SETI2	SETI1	FIFO_DEF
UFOEN	SETO7	SETO6	SETO5	SETO4	D3	D2	SETO1	DATATG
UFC0	E3FS1	E3FS0	E2FS1	E2FS0	E1FS1	E1FS0	_	_
UFC1	E7FS1	E7FS0	E6FS1	E6FS0	E5FS1	E5FS0	E4FS1	E4FS0
UFC2		—	—		D3	E3IDB	D1	E2IDB
FIFO0	D7	D6	D5	D4	D3	D2	D1	D0
FIFO1	D7	D6	D5	D4	D3	D2	D1	D0
FIFO2	D7	D6	D5	D4	D3	D2	D1	D0



Register	Bit										
Name	7	6	5	4	3	2	1	0			
FIFO3	D7	D6	D5	D4	D3	D2	D1	D0			
FIFO4	D7	D6	D5	D4	D3	D2	D1	D0			
FIFO5	D7	D6	D5	D4	D3	D2	D1	D0			
FIFO6	D7	D6	D5	D4	D3	D2	D1	D0			
FIFO7	D7	D6	D5	D4	D3	D2	D1	D0			

# USB Interface Registers List

# SYSC Register

Bit	7	6	5	4	3	2	1	0
Name	—	USBDIS	RUBUS	UBUSF	—	—	D1	ESDF
R/W	_	R/W	R/W	R/W	—	—	R/W	R/W
POR	_	0	0	0	_	—	0	х

"x": unknown

Bit 7	Unimplemented, read as "0"
Bit 6	USBDIS: USB SIE function control 0: Enable 1: Disable
	This bit is used to control the USB SIE function. When this bit is set to 1, the USB SIE function will be disabled.
Bit 5	RUBUS: UBUS pin pull low function control 0: Enable 1: Disable
Bit 4	UBUSF: UBUS pin input status 0: Low level 1: High level
Bit 3~2	Unimplemented, read as "0"
Bit 1	D1: Reserved bit, cannot be used and must be fixed at 0
Bit 0	<b>ESDF</b> : ESD issue flag This bit will be set to 1 when there is an ESD issue. It is set by SIE and cleared by software.



# USB\_STAT Register

Bit	7	6	5	4	3	2	1	0			
Name	OD10	OD0O	OD1I	OD0I	SE1	SE0	PU	—			
R/W	R/W	R/W	R	R	R/W	R/W	R/W	—			
POR	1	1	х	х	0	0	0	—			
	"x": unknow						": unknown				
Bit 7	<b>OD10</b> :	Output data	a on OD1 pi	in, open dra	in NMOS o	output					
Bit 6	OD0O:	Output data	n on OD0 pi	in, open dra	in NMOS o	output					
Bit 5	<b>OD1I</b> : 0	DD1 pin inp	out status								
Bit 4	OD0I: C	DD0 pin inp	out status								
Bit 3	SE1: US	B bus SE1	noise indic	ation							
	This bit is used to indicate that the SIE has detected a SE1 noise on the USB bus. This										
	bit is set by SIE and cleared by software.										
Bit 2	SE0: USB bus SE0 noise indication										
	This bit is used to indicate that the SIE has detected a SE0 noise on the USB bus. This										
	bit is set	by SIE and	l cleared by	software.							
Bit 1		PU: UDP/UDN pins pull-high function control									
	0: Disable – no internal pull-high resistor										
			-	ull-high res	sistor on UI	DP/UDN pi	ns				
Bit 0	Unimple	emented, re	ad as "0"								

# • UINT Register

Bit	7	6	5	4	3	2	1	0	
Name	EP7EN	EP6EN	EP5EN	EP4EN	EP3EN	EP2EN	EP1EN	EP0EN	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	
Bit 7	<b>EP7EN</b> : USB endpoint 7 interrupt enable control 0: Disable 1: Enable								
Bit 6	<b>EP6EN</b> : 0: Disa 1: Ena	able	oint 6 inter	rupt enable	control				
Bit 5	<b>EP5EN</b> : 0: Disa 1: Ena	able	oint 5 inter	rupt enable	control				
Bit 4	<b>EP4EN</b> : 0: Disa 1: Ena	able	oint 4 inter	rupt enable	control				
Bit 3	<b>EP3EN</b> : 0: Disa 1: Ena	able	oint 3 inter	rupt enable	control				
Bit 2	<b>EP2EN</b> : USB endpoint 2 interrupt enable control 0: Disable 1: Enable								
Bit 1	Bit 1 EP1EN: USB endpoint 1 interrupt enable control 0: Disable 1: Enable								
Bit 0	<b>EP0EN</b> : 0: Disa 1: Ena	able	oint 0 inter	rupt enable	control				



# USC Register

Bit	7	6	5	4	3	2	1	0		
Name	URD	UMS2	UMS1	UMS0	RESUME	URST	RMWK	SUSP		
R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R		
POR	1	0	0	0	х	х	х	х		
Bit 7	"x": unknowr URD: USB reset signal reset function control 0: USB reset signal cannot reset MCU 1: USB reset signal will reset MCU									
Bit 6~4	<ul> <li>UMS2~UMS0: USB and OD mode select</li> <li>000: No mode available – The V33O output will be floating. The relevant external pins will be in an input floating state.</li> <li>001: Open drain output mode – The V33O output will be pulled high to VDD. The relevant external pins will become OD0/OD1 pins with a pull-high resistor respectively connected to VDD.</li> <li>01x: USB mode – The V33O function will be enabled. The relevant external pins will be used as the UDP and UDN pins.</li> <li>100~111: Undefined, the OD0/OD1 will be in a floating state.</li> </ul>									
Bit 3	<ul> <li>RESUME: USB resume indication</li> <li>0: Resume signal is not asserted or USB device has left the suspend mode</li> <li>1: Resume signal is asserted and USB device is going to leave the suspend mode</li> <li>This bit is read only. When the resume event occurs, this bit will be set high by SIF and then an interrupt will also be generated to wake up the MCU. In order to detec the suspend state, the MCU should set the USBCKEN bit to 1 and clear the SUSP2 bit to 0. When the USB device leaves the suspend mode, the SUSP bit will be cleared to 0 and then the RESUME bit will also be cleared to 0. The resume signal which causes the MCU to wake up should be noted and taken into consideration when the MCU is</li> </ul>							d mode igh by SIE er to detect SUSP2 bit e cleared to hich causes		
Bit 2	URST: 0: No 1: USH This bit		ndication event occur nt occurs leared by th	ne SIE. Wh	en the URS			cates that a		
Bit 1	USB reset event has occurred and a USB interrupt will be generated. <b>RMWK</b> : USB remote wake-up command 0: No USB remote wake-up command initiated 1: Initiate USB remote wake-up command The RMWK bit is set to 1 by the MCU to force the USB host leaving the susp mode. Setting the RMWK bit to 1 will initiate a remote wake-up command. T RMWK bit should be kept high for at least 1 USB clock to make sure that the rem wake-up command is accepted by the SIF							mand. The		
Bit 0	<ul> <li>wake-up command is accepted by the SIE.</li> <li>SUSP: USB suspend indication <ol> <li>USB leaves the suspend mode</li> <li>USB enters the suspend mode</li> </ol> </li> <li>This bit is read only and set to 1 by the SIE to indicate that the USB has entered the suspend mode. The corresponding interrupt will also be generated when the SUSP bit changes from low to high.</li> </ul>									



# • UESR Register

The UESR register is the USB endpoint interrupt status register and is used to indicate which endpoint is accessed and to select the USB bus. The endpoint request flags, EPnF, are used to indicate which endpoints are accessed. If an endpoint is accessed, the related endpoint request flag will be set to "1" and the USB interrupt will occur if the USB interrupt is enabled and the stack is not full. When the active endpoint request flag is serviced, the endpoint request flag has to be cleared to "0" by software.

Bit	7	6	5	4	3	2	1	0
Name	EP7F	EP6F	EP5F	EP4F	EP3F	EP2F	EP1F	EP0F
R/W								
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7	<b>EP7F</b> : Endpoint 7 access interrupt request flag 0: Not accessed 1: Accessed
Bit 6	<b>EP6F</b> : Endpoint 6 access interrupt request flag 0: Not accessed 1: Accessed
Bit 5	<b>EP5F</b> : Endpoint 5 access interrupt request flag 0: Not accessed 1: Accessed
Bit 4	<b>EP4F</b> : Endpoint 4 access interrupt request flag 0: Not accessed 1: Accessed
Bit 3	<b>EP3F</b> : Endpoint 3 access interrupt request flag 0: Not accessed 1: Accessed
Bit 2	<b>EP2F</b> : Endpoint 2 access interrupt request flag 0: Not accessed 1: Accessed
Bit 1	<b>EP1F</b> : Endpoint 1 access interrupt request flag 0: Not accessed 1: Accessed
Bit 0	<b>EP0F</b> : Endpoint 0 access interrupt request flag 0: Not accessed 1: Accessed



# UCC Register

Bit	7	6	5	4	3	2	1	0
Name	RCTRL	0	JSUSP	4 SUSP2	3 USBCKEN	EPS2	EPS1	EPS0
	-			-				
R/W	R/W	—	R	R/W	R/W	R/W	R/W	R/W
POR	0		0	Х	0	Х	Х	Х
							"x'	': unknown
Bit 7	0: Disa	able – No 7	.5kΩ resiste	or is connec	d UBUS con cted between between UD	UDP and	UBUS line	s
Bit 6	Unimple	emented, re	ad as "0"					
Bit 5	<ul> <li>Unimplemented, read as "0"</li> <li>JSUSP: USB J-STATE Suspend mode Indication</li> <li>0: USB interface is not in the J-STATE suspend mode</li> <li>1: USB interface is in the J-STATE suspend mode</li> <li>This bit indicates whether the USB interface is in the J-STATE suspend mode or not.</li> </ul>							de or not.
Bit 4	0: Cur 1: Cur The curr	rent reducti rent reducti rent can be	on is disabl	ed in suspe ed in suspe meet the U		specificati	on if this b	it is set to 1
Bit 3	USBCK 0: Disa 1: Ena	able	clock enable	e control				
Bit 2~0	EPS2~EPS0: Endpoint FIFO access selection 000: Endpoint 0 FIFO is selected 001: Endpoint 1 FIFO is selected 010: Endpoint 2 FIFO is selected 011: Endpoint 3 FIFO is selected 100: Endpoint 4 FIFO is selected 101: Endpoint 5 FIFO is selected 110: Endpoint 6 FIFO is selected 111: Endpoint 7 FIFO is selected							

#### AWR Register

The AWR register contains the current address and a remote wake up function control bit. The initial value of AWR is "00H". The address value extracted from the USB host command is immediately loaded into this register or not is determined by the ASET bit in the SIES register.

Bit	7	6	5	4	3	2	1	0
Name	AD6	AD5	AD4	AD3	AD2	AD1	AD0	WKEN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	x	х	х

"x": unknown

Bit 7~1 Bit 0

**AD6~AD0**: USB device address bit 6 ~ bit 0

WKEN: USB remote wake-up enable control

0: Disable

1: Enable



# STLI/STLO Registers

The STLI/STLO registers show whether the corresponding endpoint has worked properly or not. As soon as an endpoint improper IN/OUT operation occurs, the related bit in the STLI/STLO registers has to be set high by application program. The STLI/STLO registers content will be cleared by a USB reset signal and a setup token event.

#### STLI Register

Bit	7	6	5	4	3	2	1	0
Name	STLI7	STLI6	STLI5	STLI4	STLI3	STLI2	STLI1	STLI0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 STLI7~STLI0: USB endpoint n FIFO IN operation stall indication

0: Endpoint n FIFO IN operation is not stalled

1: Endpoint n FIFO IN operation is stalled

The STLIn bit is set by user when the USB endpoint n is stalled. The STLIn bit is cleared by a USB reset signal. For endpoint 0 the STLI0 bit can also be cleared by a SETUP token.

#### STLO Register

Bit	7	6	5	4	3	2	1	0
Name	STLO7	STLO6	STLO5	STLO4	STLO3	STLO2	STLO1	—
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	—
POR	х	х	х	х	х	х	х	—

"x": unknown

Bit 7~1 STL07~STL01: USB endpoint n FIFO OUT operation stall indication 0: Endpoint n FIFO OUT operation is not stalled

1: Endpoint n FIFO OUT operation is stalled

The STLOn bit is set by user when the USB endpoint n is stalled. The STLOn bit is cleared by a USB reset signal.

Bit 0 Unimplemented, read as "0"



# SIES Register

The SIES register is used to indicate the present signal state which the SIE receives and also controls whether the SIE changes the device address automatically or not.

Bit	7	6	5	4	3	2	1	0
Name	NMI	UERR2	UERR1	UERR0	IN	OUT	UFERR	ASET
R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

	"x": unknown
Bit 7	<ul><li>NMI: NAK token interrupt mask control</li><li>0: NAK token interrupt is not masked</li><li>1: NAK token interrupt is masked</li></ul>
	If this bit is set to 1, the interrupt will not be generated when the device sends a NAK token to the USB host. Otherwise, the endpoint n NAK token interrupt will be generated if the corresponding endpoint interrupt control is enabled when this bit is set to 0 and the device endpoint n sends a NAK token to the USB host.
Bit 6~4	UERR2~UERR0: USB SIE error status 0xx: No error 100: USB PID error 101: Bit stuffing error 110: CRC error 111: Host no response to SIE
	These bits indicate which kind of error is detected by the USB SIE. These bits are set by the USB SIE and cleared by the application program.
Bit 3	<ul><li>IN token indication</li><li>0: The received token packet is not IN token</li><li>1: The received token packet is IN token</li></ul>
	The IN bit is used to indicate whether the current token packet received from the USB host is IN token or not.
Bit 2	OUT: OUT token indication 0: The received token packet is not OUT token 1: The received token packet is OUT token
	The OUT bit is used to indicate whether the token received from the USB host is OUT token or not except the OUT zero length token. This bit should be cleared to 0 by application program after an OUT data has been read. Note that this bit will also be cleared when the next valid SETUP token is received.
Bit 1	UFERR: FIFO access error indication 0: No error occurs 1: Error occurs
	This bit is used to indicate whether the USB bus errors, such as CRC error, PID error or bit stuffing error, etc., has occurred or not when the FIFO is accessed. This bit is set by SIE and cleared by application program.
Bit 0	<ul> <li>ASET: Device address update method control</li> <li>0: Device address is immediately updated when an address is written into the AWR register</li> <li>1: Device address is updated after the device IN token data has completely been read</li> </ul>
	by the USB host This bit is used to configure the SIE to automatically change the device address by the value stored in the AWR register. When this bit is set to "1" by firmware, the SIE will update the device address by the value stored in the AWR register after the USB host has successfully read the data from the device by an IN operation. Otherwise, when this bit is cleared to "0", the SIE will update the device address immediately after an address is written to the AWR register. Therefore, in order to operate properly, the

firmware has to clear this bit after a next valid SETUP token is received.



# MISC Register

Bit	7	6	5	4	3	2	1	0
Name	LEN0	READY	SETCMD	V33OS		CLEAR	ТΧ	REQUEST
R/W	R	R	R/W	R/W	—	R/W	R/W	R/W
POR	х	х	х	0	_	х	х	х
Bit 7	0: The 1: The This bit set by H	received pareceived pareceived pareceived pareceived pareceived pareceived and an ardware and ardware and ardware and ardware		zero-length o-length par ler the USB y Firmware	cket host sends It will also		gth packet	'x": unknown : or not. It is vare after the
Bit 6	0: The	desired end	FIFO ready lpoint FIFO lpoint FIFO	) is not read				
Bit 5	0: The 1: The	data in the data in the	command FIFO is no FIFO is SE rdware and	t SETUP to TUP token		program.		
Bit 4	<b>V33OS</b> : 0: Inte	This bit is set by hardware and cleared by application program. <b>V33OS</b> : Voltage select 0: Internal V33O voltage 1: External 3.3V LDO						
Bit 3	Unimple	mented, rea	ad as "0"					
Bit 2	0: No o 1: Clea This bit ready. T width to FIFO, th	<ul> <li>Unimplemented, read as "0"</li> <li>CLEAR: FIFO clear function enable control <ul> <li>0: No operation</li> <li>1: Clear the requested endpoint FIFO</li> </ul> </li> <li>This bit is used to clear the requested FIFO even if the corresponding FIFO is not ready. The CLEAR bit should be set to 1 to generate a positive pulse with a pulse width to clear the requested FIFO and then clear this bit to zero. After clearing the FIFO, the USB interface Out pipe endpoint can receive new data from the Host and In pipe endpoint can transfer new data to the Host.</li> </ul>						
Bit 1	0: MC 1: MC This bit FIFO. W USB en- be clear- transfer. MCU w 1 before	U read data U wirte dat defines th /hen the T2 dpoint FIF ed to 0 bef For a MCU ants to reac terminatin	X bit is set O. After th ore termina U read open I data from g the FIFO	USB FIFO B FIFO nsfer direct to 1, it mea e MCU wr ating the F ration this b the USB e request to	ans that the ite operation IFO request bit has to be ndpoint FI	MCU war on has com at to indica e cleared to FO. Then t	nts to write pleted, th te the end 0 to indi his bit has	B endpoint e data to the is bit has to of the data cate that the to be set to sfer after an
Bit 0	REQUE 0: No r 1: Req This bit the desir	ST: FIFO request or r uest desired is used to r red endpoir	request an o	trol pletion operation o e FIFO can	be request	ted by setti		ter selecting t high. Then



# • UFIEN Register

(r					1			1
Bit	7	6	5	4	3	2	1	0
Name	SETI7	SETI6	SETI5	SETI4	SETI3	SETI2	SETI1	FIFO_DEF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	it 7 SETI7: Endpoint 7 input FIFO enable control 0: Disable 1: Enable							
Bit 6	Bit 6 SETI6: Endpoint 6 input FIFO enable control 0: Disable 1: Enable							
Bit 5	Bit 5 SETI5: Endpoint 5 input FIFO enable control 0: Disable 1: Enable							
Bit 4	<b>SETI4</b> : Endpoint 4 input FIFO enable control 0: Disable 1: Enable							
Bit 3	<b>SETI3</b> : 0: Dis 1: Ena		input FIFO	) enable co	ntrol			
Bit 2	<b>SETI2</b> : 0: Dis 1: Ena		input FIFO	) enable co	ntrol			
Bit 1	<b>SETI1</b> : 0: Dis 1: Ena		input FIFO	) enable co	ntrol			
Bit 0	0: Dis 1: Ena	ıble	0				on Then th	nis bit will be
		ically clear				comgutati	on. Then th	



# UFOEN Register

Bit	7	6	5	4	3	2	1	0
Name	SETO7	SETO6	SETO5	SETO4	D3	D2	SETO1	DATATG
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	SETO7: Endpoint 7 output FIFO enable control 0: Disable 1: Enable							
Bit 6	<b>SETO6</b> : 0: Disa 1: Ena	able	6 output FII	FO enable c	ontrol			
Bit 5	<b>SETO5</b> : Endpoint 5 output FIFO enable control 0: Disable 1: Enable							
Bit 4	<b>SETO4</b> : 0: Disa 1: Ena	able	4 output FII	FO enable c	ontrol			
Bit 3~2	D3~D2:	Reserved,	must be set	"00"				
Bit 1	<b>SETO1</b> : 0: Disa 1: Ena	able	l output FII	FO enable c	ontrol			
Bit 0	0: DA	DATATG: Data token toggle control 0: DATA0 will be sent first 1: DATA1 will be sent first						
	DATA0 endpoint	will first b	be sent in t nerwise, a I	he followi	ng IN or C	OUT Data p	pipe for the	ared to 0, a e requested ccessive IN

205



#### • UFC0 Register

Bit	7	6	5	4	3	2	1	0
Name	E3FS1	E3FS0	E2FS1	E2FS0	E1FS1	E1FS0	_	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	—	—
POR	0	0	0	0	0	0	_	

# Bit 7~6 E3FS1~E3SF0: Endpoint 3 FIFO size selection

00: 8 bytes

- 01: 16 bytes
- 10: 32 bytes
- 11: 64 bytes

# Bit 5~4 E2FS1~E2SF0: Endpoint 2 FIFO size selection

- 00: 8 bytes
- 01: 16 bytes 10: 32 bytes
- 10: 52 bytes 11: 64 bytes

Bit 3~2 E1FS1~E1SF0: Endpoint 1 FIFO size selection

- 00: 8 bytes 01: 16 bytes
- 10: 32 bytes 11: 64 bytes

Bit 1~0 Unimplemented, read as "0"

#### UFC1 Register

Bit	7	6	5	4	3	2	1	0
Name	E7FS1	E7FS0	E6FS1	E6FS0	E5FS1	E5FS0	E4FS1	E4FS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 E7FS1~E7SF0: Endpoint 7 FIFO size selection

00:	8 bytes
01:	16 bytes

- 10: 32 bytes
- 11: 64 bytes

# Bit 5~4 E6FS1~E6SF0: Endpoint 6 FIFO size selection

- 00: 8 bytes
- 01: 16 bytes
- 10: 32 bytes
- 11: 64 bytes

# Bit 3~2 E5FS1~E5SF0: Endpoint 5 FIFO size selection

- 00: 8 bytes
- 01: 16 bytes
- 10: 32 bytes 11: 64 bytes

# Bit 1~0 E4FS1~E4SF0: Endpoint 4 FIFO size selection

- 00: 8 bytes
- 01: 16 bytes
- 10: 32 bytes
- 11: 64 bytes



## UFC2 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	D3	E3IDB	D1	E2IDB
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR		_	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 D3: Reserved, must be set "0"

Bit 2 **E3IDB**: Endpoint 3 input FIFO size for single or double buffer selection 0: Single buffer

1: Double buffer

Bit 1 D1: Reserved, must be set "0"

Bit 0 **E2IDB**: Endpoint 2 input FIFO size for single or double buffer selection 0: Single buffer

1: Double buffer

# **FIFOn Registers**

The FIFOn Register is used for data transactions storages between the USB device and the USB host. The MCU reads data from or writes data to the FIFOn via the specific combination of the corresponding control and selection bits.

Name	Туре	POR	Descriptions
FIFO0	R/W	XXXX XXXX	Endpoint 0 Data Pipe
FIFO1	R/W	XXXX XXXX	Endpoint 1 Data Pipe
FIFO2	R/W	XXXX XXXX	Endpoint 2 Data Pipe
FIFO3	R/W	XXXX XXXX	Endpoint 3 Data Pipe
FIFO4	R/W	XXXX XXXX	Endpoint 4 Data Pipe
FIFO5	R/W	XXXX XXXX	Endpoint 5 Data Pipe
FIFO6	R/W	XXXX XXXX	Endpoint 6 Data Pipe
FIF07	R/W	XXXX XXXX	Endpoint 7 Data Pipe

"x": unknown




# USB Suspend Mode and Wake-Up

#### USB Suspend Mode

If there is no signal on the USB bus for over 3ms, the USB device will enter the suspend mode. The suspend flag, SUSP, in the USC register will then be set high and an USB interrupt will be generated to indicate that the device should jump to the suspend state to meet the requirements of the USB suspend current specification. In order to meet the requirements of the suspend current; the firmware should disable the USB clock by clearing the USBCKEN bit to "0". The suspend mode current can be further decreased by setting the SUSP2 bit in the UCC register.


#### **USB Host Wake-up**

When the resume signal is asserted by the USB host, the device will be woken up by the USB interrupt and the RESUME bit in the USC register will be set. To ensure correct device operation, the application program should set the USBCKEN bit high and the USB host will start to communicate with the USB device. Then the SUSP2 bit will be cleared low together with the RESUME bit when the USB device actually leaves the suspend mode. Therefore, when the device detects the suspend bit, SUSP2, the resume bit, RESUME, should be monitored and taken into consideration.



#### **USB Remote Wake-up**

As the USB device has a remote wake-up function, the USB device can wake up the USB host by sending a remote wake-up pulse which is generated by setting the RMWK bit high. Once the USB host receives a remote wake-up signal from the USB device, the host will send a resume signal to device.






# USB Interrupts

Several USB conditions can generate an USB interrupt. When one of these conditions exists, an interrupt pulse will be generated to get the attention of the microcontroller. These conditions are the USB suspended, USB resumed, USB reset and USB endpoint FIFO access events. When the USB interrupt caused by any of these conditions occurs, if the corresponding interrupt control is enabled and the stack is not full, the program will jump to the corresponding interrupt vector where it can be serviced before returning to the main program.

For the USB Endpoint FIFO access events, there are the corresponding indication flags to indicate which endpoint FIFO is accessed. As the Endpoint FIFO access flag is set, it will generate a USB interrupt if the associated Endpoint FIFO pipe and interrupt control are both enabled. The Endpoint FIFO access flags should be cleared by the application program. As the USB suspended or USB resume condition occurs, the corresponding indication flag, known as SUSP and RESUME bits, will be set and a USB interrupt will directly generate without enabling the associated interrupt control bit. The SUSP and RESUME bits are read only and set or cleared by the USB SIE. For a USB interrupt occurred to be serviced, in addition to the bits for the corresponding interrupt enable control in USB module being set, the global interrupt enable control and the related interrupt enable control bits in the host MCU must also be set. If these bits are not set, then no interrupt will be serviced.

# 16-bit Multiplication Division Unit – MDU

The 16-bit MDU (Multiplication Division Unit) is a 16-bit unsigned multiplier and a 32-bit/16bit unsigned divider. Executing a 16-bit multiplication operation only requires 11  $f_{SYS}$  clock cycles while executing a 16-bit division only requires 9  $f_{SYS}$  clock cycles. Executing a 32-bit/16-bit division only requires 17  $f_{SYS}$  clock cycles. The MDU, in replacing software multiplication and division operations, can therefore save large amounts of computing time as well as Program Memory and Data Memory space. This reduces the overall load on the microcontroller with resulting improvements to the overall system performance.



16-Bit MDU Block Diagram



## Multiplication Division Unit Operation

Whether the MDU is used for multiplication or division operation is determined by the writing order to the registers MDUWR0~MDUWR5. The relationship between the writing order and the multiplication or division operation is as the follows:

- When the writing order is from MDUWR0 to MDUWR5: 32-bit/16-bit division operation.
- When the writing order is MDUWR0, MDUWR1, MDUWR4, MDUWR5, do not write to MDUWR2 and MDUWR3: 16-bit/16-bit division operation.
- When the writing order is MDUWR0, MDUWR4, MDUWR1, MDUWR5, do not write to MDUWR2 and MDUWR3: 16-bit×16-bit multiplication operation.

Operation	32-bit / 16-bit	16-bit / 16-bit	16-bit × 16-bit
First write (Low byte) ↓	Write the dividend byte0 to MDUWR0 Write the dividend byte1 to MDUWR1 Write the dividend byte2 to MDUWR2	Write the dividend byte0 to MDUWR0	Write the multiplicand byte0 to MDUWR0 Write the multiplier byte0 to MDUWR4
↓ Last write (High byte)	Write the dividend byte3 to MDUWR3 Write the divisor byte0 to MDUWR4 Write the divisor byte1 to MDUWR5	Write the divisor byte0 to MDUWR4 Write the divisor byte1 to MDUWR5	Write the multiplicand byte1 to MDUWR1 Write the multiplier byte1 to MDUWR5

Note: 1. The operation to be executed is determined by the writing order to the registers MDUWR0~MDUWR5, before the register MDUWR5 is written, the other registers must be written in a correct order.

- 2. The MDUWRn (n=0~5) registers do not need to be written continuously, a non-write MDUWRn instruction or an interrupt, etc., can be inserted.
- 3. All operations are started after the register MDUWR5 is written.

Users need to calculate the required time for each operation, during which period the MDUWRn (n=0~5) register is forbidden to be written or read. After the completion of each operation, it is necessary to read the MDUWCTRL register firstly to confirm whether the operation state is correct, if correct, then read the result of the operation.

Operation	32-bit / 16-bit	16-bit / 16-bit	16-bit × 16-bit
Required Time	17×t <sub>sys</sub>	9×t <sub>sys</sub>	11×t <sub>sys</sub>

The relationship between the operation results and the storage registers are as follows:

- 32bits/16bits (division) → division quotient: MDUWR0 ~ MDUWR3, remainder: MDUWR4, MDUWR5
- 16bits/16bits (division) → division quotient: MDUWR0 ~ MDUWR1, remainder: MDUWR4, MDUWR5
- 16bits×16bits (multiplication) → multiplication result: MDUWR0 ~ MDUWR3

Operation	32-bit / 16-bit	16-bit / 16-bit	16-bit × 16-bit
First read	MDUWR0 quotient byte0	MDUWR0 quotient byte0	MDUWR0 product byte0
(Low byte)	MDUWR1 quotient byte1	MDUWR1 quotient byte1	MDUWR1 product byte1
$\downarrow$	MDUWR2 quotient byte2		
$\downarrow$	MDUWR3 quotient byte3		
Last read	MDUWR4 remainder byte0	MDUWR4 remainder byte0	MDUWR2 product byte2
(High byte)	MDUWR5 remainder byte1	MDUWR5 remainder byte1	MDUWR3 product byte3

Note: 1. When an operation is completed, the MDUWRn ( $n=0\sim5$ ) register must be read in the sequence described above.

2. The MDUWRn (n=0~5) registers do not need to be read continuously, a non-read MDUWRn instruction or an interrupt, etc., can be inserted.



# **MDU Registers**

The multiplication and division operations are implemented by using a series of registers. The status register MDUWCTRL provides the user with the operation status. The six data registers each play a role depending on the required operation.

Register	Bit								
Name	7	6	5	4	3	2	1	0	
MDUWR0	D7	D6	D5	D4	D3	D2	D1	D0	
MDUWR1	D7	D6	D5	D4	D3	D2	D1	D0	
MDUWR2	D7	D6	D5	D4	D3	D2	D1	D0	
MDUWR3	D7	D6	D5	D4	D3	D2	D1	D0	
MDUWR4	D7	D6	D5	D4	D3	D2	D1	D0	
MDUWR5	D7	D6	D5	D4	D3	D2	D1	D0	
MDUWCTRL	MDWEF	MDWOV		_	_	_	_	_	

#### 16-bit MDU Registers List

# MDUWCTRL Register

Bit	7	6	5	4	3	2	1	0
Name	MDWEF	MDWOV	—	—	—	—	—	—
R/W	R	R	—	_	—	—	—	—
POR	0	0	—	—	_	—	—	—

# Bit 7 MDWEF: 16-bit MDU error flag

0: Normal

1: Abnormal

When the register MDUWRn (n=0~5) is changed or read during the operation, the MDWEF bit is set to 1 by hardware. When the operation is finished and the MDWEF bit is set to 1, it can be cleared by reading the MDUWCTRL register.

# Bit 6 MDWOV: 16-bit MDU overflow flag

0: No overflow occurs

1: Multiplication result > FFFFH or divisor=0

Each time an operation is completed, this bit will be updated by hardware to a new value corresponding to the current operation situation.

Bit 5~0 Unimplemented, read as "0"

#### MDUWR0 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

Bit 7~0 **D7~D0**: 16-bit MDU data register 0

#### MDUWR1 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

#### Bit 7~0 D7~D0: 16-bit MDU data register 1



# MDUWR2 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

Bit 7~0 **D7~D0**: 16-bit MDU data register 2

#### MDUWR3 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

Bit 7~0 **D7~D0**: 16-bit MDU data register 3

# MDUWR4 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

Bit 7~0 **D7~D0**: 16-bit MDU data register 4

# MDUWR5 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

Bit 7~0 **D7~D0**: 16-bit MDU data register 5



# Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupt functions. The external interrupts are generated by the action of the external INT0~INT1 pins, while the internal interrupts are generated by various internal functions such as the TMs, Comparators, LVD and the A/D converter, etc.

# Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers falls into three categories. The first is the INTCO~INTC3 registers which setup the primary interrupts, the second is the MFI0~MFI5 registers which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	—	—
INTn Pin	INTnE	INTnF	n=0 or 1
USB	USBE	USBF	—
Comparator	CPnE	CPnF	n=0 or 1
SIM	SIME	SIMF	—
SPIA	SPIAE	SPIAF	—
Time Base	TBnE	TBnF	n=0 or 1
Multi-function	MFnE	MFnF	n=0~5
A/D Converter	ADE	ADF	—
UART	URE	URF	—
EEPROM	DEE	DEF	—
LVD	LVE	LVF	—
STM	STMPE	STMPF	—
3111	STMAE	STMAF	—
PTM	PTMnPE	PTMnPF	n=0~4
	PTMnAE	PTMnAF	11-0~4

Interrupt Register Bit Naming Conventions



Register				В	it			
Name	7	6	5	4	3	2	1	0
INTEG	_	—	—	—	INT1S1	INT1S0	INT0S1	INT0S0
INTC0	_	USBF	INT1F	INTOF	USBE	INT1E	INT0E	EMI
INTC1	MF1F	MF0F	CP1F	CP0F	MF1E	MF0E	CP1E	CP0E
INTC2	SIMF	MF4F	MF3F	MF2F	SIME	MF4E	MF3E	MF2E
INTC3	MF5F	TB1F	TB0F	SPIAF	MF5E	TB1E	TB0E	SPIAE
MFI0	—	—	STMAF	STMPF	_	—	STMAE	STMPE
MFI1			PTM0AF	PTM0PF	_		PTM0AE	PTM0PE
MFI2		_	PTM1AF	PTM1PF	_	_	PTM1AE	PTM1PE
MFI3			PTM2AF	PTM2PF		_	PTM2AE	PTM2PE
MFI4	PTM4AF	PTM4PF	PTM3AF	PTM3PF	PTM4AE	PTM4PE	PTM3AE	PTM3PE
MFI5	DEF	ADF	URF	LVF	DEE	ADE	URE	LVE

#### Interrupt Registers List

#### INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	INT1S1	INT1S0	INT0S1	INT0S0
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	_	_	—	—	0	0	0	0

Bit 7~4	Unimplemented, read as "0"	
---------	----------------------------	--

Bit 3~2 INT1S1~INT1S0: Interrupt edge control for INT1 pin

- 00: Disable
- 01: Rising edge
- 10: Falling edge
- 11: Rising and falling edges
- Bit 1~0 INT0S1~INT0S0: Interrupt edge control for INT0 pin
  - 00: Disable
  - 01: Rising edge
  - 10: Falling edge
  - 11: Rising and falling edges

# INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	USBF	INT1F	INTOF	USBE	INT1E	INT0E	EMI
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Dit /	Chimplementea, read as 0
Bit 6	USBF: USB interrupt request flag
	0: No request
	1: Interrupt request
Bit 5	INT1F: INT1 interrupt request flag 0: No request 1: Interrupt request
Bit 4	INT0F: INT0 interrupt request flag 0: No request 1: Interrupt request

- Bit 3 USBE: USB interrupt control
  - 0: Disable
  - 1: Enable



Bit 2	INT1E: INT1 interrupt control 0: Disable 1: Enable
Bit 1	<b>INT0E</b> : INT0 interrupt control 0: Disable 1: Enable
Bit 0	<b>EMI</b> : Global interrupt control 0: Disable 1: Enable

# INTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	MF1F	MF0F	CP1F	CP0F	MF1E	MF0E	CP1E	CP0E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	0: No 1	Multi-funct request rrupt reque		ot 1 request	flag			
Bit 6	MF0F: Multi-function interrupt 0 request flag 0: No request 1: Interrupt request							
Bit 5	CP1F: Comparator 1 interrupt request flag 0: No request 1: Interrupt request							
it 4	0: No 1	<b>CP0F</b> : Comparator 0 interrupt request flag 0: No request 1: Interrupt request						
t 3	<b>MF1E</b> : 1 0: Disa 1: Enal	able	ion interrup	ot 1 interrup	ot control			
Bit 2	<b>MF0E</b> : 1 0: Disa 1: Enal	able	ion interrup	ot 0 interrup	ot control			
Bit 1	<b>CP1E</b> : C 0: Disa 1: Enal		1 interrupt	control				
Bit 0	<b>CP0E</b> : 0 0: Disa 1: Enal		0 interrupt	control				



# INTC2 Register

Bit	7	6	5	4	3	2	1	0	
Name	SIMF	MF4F	MF3F	MF2F	SIME	MF4E	MF3E	MF2E	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	
Bit 7	SIMF: SIM interrupt request flag 0: No request 1: Interrupt request								
Bit 6	MF4F: Multi-function interrupt 4 request flag 0: No request 1: Interrupt request								
Bit 5	0: No 1	MF3F: Multi-function interrupt 3 request flag 0: No request 1: Interrupt request							
Bit 4	0: No 1	MF2F: Multi-function interrupt 2 request flag 0: No request 1: Interrupt request							
Bit 3	<b>SIME</b> : S 0: Disa 1: Ena		pt control						
Bit 2	0: Disa	MF4E: Multi-function interrupt 4 control 0: Disable 1: Enable							
Bit 1	MF3E: Multi-function interrupt 3 control 0: Disable 1: Enable								
Bit 0	<b>MF2E</b> : 1 0: Disa 1: Ena	able	ion interruj	ot 2 control					

216

August 11, 2022



### INTC3 Register

Bit	7	6	5	4	3	2	1	0				
Name	MF5F	TB1F	TB0F	SPIAF	MF5E	TB1E	TB0E	SPIAE				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
POR	0	0 0 0 0 0 0 0 0										
Bit 7	MF5F: Multi-function interrupt 5 request flag 0: No request 1: Interrupt request											
Bit 6	<b>TB1F</b> : Time Base1 interrupt request flag 0: No request 1: Interrupt request											
Bit 5	<b>TB0F</b> : Time Base 0 interrupt request flag 0: No request 1: Interrupt request											
Bit 4	0: No 1	SPIA interr request rrupt request		flag								
Bit 3	0: No 1	Multi-funct request rrupt reques	-	ot 5 control								
Bit 2	<b>TB1E</b> : 7 0: Disa 1: Ena		interrupt co	ontrol								
Bit 1	<b>TB0E</b> : 7 0: Disa 1: Ena		) interrupt c	control								
Bit 0 SPIAE: SPIA interrupt control 0: Disable 1: Enable MFI0 Register												
Bit	7	6	5	4	3	2	1	0				
Name		-	STMAF	STMPF		<u> </u>	STMAE	STMPE				
Name			STIVIAE	STIVIEF			STIVIAE	STIVIEE				

POR	_	—	0	0

\_

Bit 7~6	Unimplemented, read as "0"	
---------	----------------------------	--

R/W

Bit 5	STMAF: STM Comparator A match interrupt request flag
	0: No request
	1: Interrupt request

R/W

R/W

\_

\_\_\_\_

\_

\_\_\_\_

R/W

0

R/W

0

Bit 4 STMPF: STM Comparator P match interrupt request flag 0: No request 1: Interrupt request

Bit 3~2	Unimplemented, read as "0"

- Bit 1 STMAE: STM Comparator A match interrupt control 0: Disable
  - 1: Enable
- Bit 0 STMPE: STM Comparator P match interrupt control
  - 0: Disable
  - 1: Enable



### MFI1 Register

Bit	7	6	5	4	3	2	1	0					
Name		_	PTM0AF	PTM0PF			PTM0AE	PTM0PE					
R/W			R/W	R/W			R/W	R/W					
POR	—												
Bit 7~6	Unimple	Unimplemented, read as "0"											
Bit 5	0: No 1	<b>PTM0AF</b> : PTM0 Comparator A match interrupt request flag 0: No request 1: Interrupt request											
Bit 4	* *												
3it 3~2	Unimple	Unimplemented, read as "0"											
3it 1 3it 0	0: Disa 1: Ena <b>PTM0P</b> 0: Disa	able ble E: PTM0 C able		A match in P match int	•								
MFI2 Regis	1: Ena	ble											
Bit	7	6	5	4	3	2	1	0					
Name			PTM1AF	PTM1PF			PTM1AE	PTM1PE					
R/W	_	_	R/W	R/W		_	R/W	R/W					
POR			0	0			0	0					
Bit 7~6	Unimple	mented, rea	ad as "0"										
Bit 5	<b>PTM1AF</b> : PTM1 Comparator A match interrupt request flag 0: No request 1: Interrupt request												
Bit 4		PTM1PF: PTM1 Comparator P match interrupt request flag											

- 0: No request

   1: Interrupt request

   Bit 3~2
   Unimplemented, read as "0"

   Bit 1
   PTM1AE: PTM1 Comparator A match interrupt control 0: Disable 1: Enable

   Bit 0
   PTM1PE: PTM1 Comparator P match interrupt control 0: Disable
  - 1: Enable



### MFI3 Register

Bit	7	6	5	4	3	2	1	0		
Name	_		PTM2AF	PTM2PF		_	PTM2AE	PTM2PE		
R/W	_	_	R/W	R/W	_	_	R/W	R/W		
POR	_		0	0			0	0		
Bit 7~6 Bit 5	<b>PTM2A</b> 0: No	request	Comparator	A match in	terrupt requ	iest flag				
Bit 4	<ol> <li>Interrupt request</li> <li>PTM2PF: PTM2 Comparator P match interrupt request flag</li> <li>0: No request</li> <li>1: Interrupt request</li> </ol>									
Bit 3~2	Unimple	emented, re	ad as "0"							
Bit 1	<b>PTM2AE</b> : PTM2 Comparator A match interrupt control 0: Disable 1: Enable									
Bit 0	<b>PTM2P</b> 0: Disa 1: Ena	able	Comparator	P match int	errupt cont	rol				
MFI4 Regi	ster									
Bit	7	6	5	4	3	2	1	0		
Name	PTM4AF	PTM4PF	PTM3AF	PTM3PF	PTM4AE	PTM4PE	PTM3AE	РТМЗРЕ		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0	0	0	0	0	0	0		
Bit 6 Bit 5	1: Inte <b>PTM4P</b> 0: No 1 1: Inte <b>PTM3A</b> 0: No 1 1: Inte	request rrupt reque F: PTM3 C request rrupt reque	Comparator st Comparator st	P match int A match in	terrupt requ	iest flag				
Bit 4	0: No 1	F: PTM3 C request rrupt reque	-	P match int	errupt requ	est flag				
Bit 3	<b>PTM4A</b> 0: Disa 1: Ena	able	Comparator	A match in	terrupt con	trol				
Bit 2	0: Disa	able	Comparator	P match int	errupt cont	rol				
Bit 1	0: Disa	1: Enable <b>PTM3AE</b> : PTM3 Comparator A match interrupt control 0: Disable 1: Enable								
Bit 0	0: Disa	1: Enable <b>PTM3PE</b> : PTM3 Comparator P match interrupt control 0: Disable 1: Enable								

1: Enable



### MFI5 Register

Bit	7	6	5	4	3	2	1	0				
Name	DEF	ADF	URF	LVF	DEE	ADE	URE	LVE				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
POR	0	0 0 0 0 0 0 0 0										
Bit 7	<b>DEF</b> : Data EEPROM interrupt request flag 0: No request 1: Interrupt request											
Bit 6	ADF: A/D Converter interrupt request flag 0: No request 1: Interrupt request											
Bit 5	URF: UART interrupt request flag 0: No request 1: Interrupt request											
Bit 4	0: No 1	/D interrup request rrupt reques	-	ag								
Bit 3	<b>DEE</b> : D 0: Disa 1: Ena		M interrup	t control								
Bit 2	0: Disa	ADE: A/D Converter interrupt control 0: Disable 1: Enable										
Bit 1	URE: UART interrupt control 0: Disable 1: Enable											
Bit 0	I: Enable <b>LVE</b> : LVD interrupt control 0: Disable 1: Enable											



### **Interrupt Operation**

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.



Legend XXF Request Flag, no auto reset in		EMI a	uto dis	abled in ISR		
ISR ISR Request Flag, auto reset in ISR	Interrupt Name	Request Flags		Enable Bits	♦ Master Enable	Vector Priority
xxE Enable Bits	INT0 Pin	INTOF	][	INT0E	EMI	- 04H
	INT1 Pin	INT1F	]—[	INT1E		- 08H
Interrupt Request Enable Name Flags Bits	USB	USBF	][	USBE		ОСН
	Comp.0	CP0F	-	CP0E	EMI -	10H
Interrupts contained within Multi-Function Interrupts	Comp.1	CP1F	]—[	CP1E		14H
STM P STMPF STMPE	M. Funct. 0	MF0F	ЪГ	MF0E	_ ЕМІ Ч-	18H
STM A STMAF STMAE						
	M. Funct. 1	MF1F	H	MF1E	- EMI -	1CH
PTM0 A PTM0AF PTM0AE						
PTM1 P PTM1PF PTM1PE	M. Funct. 2	MF2F	$\mathbf{H}$	MF2E	EMI -	20H
PTM1 A PTM1AF PTM1AE						
PTM2 P PTM2PF PTM2PE	M. Funct. 3	MF3F	Ю	MF3E	EMI _	24H
PTM2 A PTM2AF PTM2AE						
PTM3 P PTM3PF PTM3PE	M. Funct. 4	MF4F	Ю	MF4E	EMI -	28H
PTM3 A PTM3AF PTM3AE	SIM	SIMF	l	SIME		2CH
	SIW	SIVI				
	SPIA	SPIAF	]-[	SPIAE	- EMI -	- <u>30</u> H
LVD LVF LVE	Time Base 0	TB0F	][	TB0E		34H
EEPROM DEF DEE	Time Base 1	TB1F	$\mathbf{r}$	TB1E	- EMI -	38H
A/D ADF ADE	M. Funct. 5	MF5F	H	MF5E	EMI	- 3CH Low
	Interrupt S	structure				



### **External Interrupts**

The external interrupts are controlled by signal transitions on the pins INT0 and INT1. An external interrupt request will take place when the external interrupt request flags, INT0F~INT1F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT1E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT1F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

### **USB Interrupt**

Several USB conditions can generate a USB interrupt. When one of these conditions occurs, an interrupt pulse will be generated to get the attention of the microcontroller. These conditions are the USB suspended, USB resumed, USB reset and USB endpoint FIFO access events. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and USB interrupt enable bit, USBE, must first be set. When the interrupt is enabled, the stack is not full and any of these conditions are created, a subroutine call to the USB interrupt vector, will take place. When the interrupt is serviced, the USB interrupt request flag, USBF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

### **Comparator Interrupts**

The comparator interrupts are controlled by the two internal comparators. A comparator interrupt request will take place when the comparator interrupt request flag, CPnF, is set, a situation that will occur when the comparator output bit changes state. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and comparator interrupt enable bit, CPnE, must first be set. When the interrupt is enabled, the stack is not full and the comparator inputs generate a comparator output bit transition, a subroutine call to the comparator interrupt vector, will take place. When the interrupt is serviced, the comparator interrupt request flag, CPnF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.



### **SIM Interrupt**

The Serial Interface Module Interrupt, also known as the SIM interrupt, will take place when the SIM Interrupt request flag, SIMF, is set, which occurs when a byte of data has been received or transmitted by the SIM interface, or an I<sup>2</sup>C slave address match occurs, or an I<sup>2</sup>C bus timeout occurs. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, SIME, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the respective Interrupt vector, will take place. When the interrupt is serviced, the Serial Interface Interrupt flag, SIMF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.


#### **SPIA Interrupt**

The Serial Peripheral Interface Interrupt, also known as the SPIA interrupt, will take place when the SPIA Interrupt request flag, SPIAF, is set, which occurs when a byte of data has been received or transmitted by the SPIA interface or an SPIA incomplete transfer occurs. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, SPIAE, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the respective Interrupt vector, will take place. When the interrupt is serviced, the Serial Interface Interrupt flag, SPIAF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

#### **Time Base Interrupts**

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source,  $f_{PSC}$ , originates from the internal clock source  $f_{SYS}$ ,  $f_{SYS}/4$  or  $f_{SUB}$  and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C and TB1C registers to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL1~CLKSEL0 bits in the PSCR register.



**Time Base Interrupts** 



### PSCR Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	—	CLKSEL1	CLKSEL0
R/W	_	—	—	—	—	—	R/W	R/W
POR	_	_	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source selection

### TB0C Register

Bit	7	6	5	4	3	2	1	0
Name	TB0ON	—	—	—	—	TB02	TB01	TB00
R/W	R/W	—	—	—	—	R/W	R/W	R/W
POR	0	_	_		_	0	0	0

- 0: Disable 1: Enable
- Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB02~TB00**: Select Time Base 0 Time-out Period

 $\begin{array}{c} 000:\ 2^8/f_{PSC} \\ 001:\ 2^9/f_{PSC} \\ 010:\ 2^{10}/f_{PSC} \\ 011:\ 2^{11}/f_{PSC} \\ 100:\ 2^{12}/f_{PSC} \\ 101:\ 2^{13}/f_{PSC} \\ 110:\ 2^{14}/f_{PSC} \\ 111:\ 2^{15}/f_{PSC} \end{array}$ 

### • TB1C Register

Bit	7	6	5	4	3	2	1	0
Name	TB1ON	—	—	—	—	TB12	TB11	TB10
R/W	R/W	—	—	—	—	R/W	R/W	R/W
POR	0	—	—	—	—	0	0	0

- Bit 7 **TB1ON**: Time Base 1 Control
  - 0: Disable 1: Enable
- Bit 6~3 Unimplemented, read as "0"
- Bit 2~0 TB12~TB10: Select Time Base 1 Time-out Period
  - $\begin{array}{c} 000:\ 2^8/f_{PSC}\\ 001:\ 2^9/f_{PSC}\\ 010:\ 2^{10}/f_{PSC}\\ 011:\ 2^{11}/f_{PSC}\\ 100:\ 2^{12}/f_{PSC}\\ 100:\ 2^{12}/f_{PSC} \end{array}$
  - 101:  $2^{13}/f_{PSC}$
  - $\begin{array}{l} 110:\ 2^{14}\!/f_{PSC} \\ 111:\ 2^{15}\!/f_{PSC} \end{array}$

<sup>00:</sup> fsys

<sup>01:</sup> f<sub>SYS</sub>/4 1x: f<sub>SUB</sub>



### Multi-function Interrupts

Within the device there are up to six Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the TM Interrupts, A/D Converter Interrupt, UART Interrupt, EEPROM Interrupt and LVD Interrupt.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags, MFnF are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts will not be automatically reset and must be manually reset by the application program.

### A/D Converter Interrupt

The A/D Converter Interrupt is contained within the Multi-function Interrupt. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the Multi-function Interrupt vector, will take place. When the A/D Converter Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the ADF flag will not be automatically cleared, it has to be cleared by the application program.

### **UART Interrupt**

The UART interrupt is contained within the Multi-function Interrupt. Several individual UART conditions can generate a UART interrupt. When one of these conditions occurs, an interrupt pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. To allow the program to branch to the respective interrupt vector addresses, the global interrupt enable bit, EMI, multi-function enable bit, MFnE and UART interrupt enable bit, URE, must first be set. When the interrupt is enabled, the stack is not full and any of these conditions are created, a subroutine call to the respective Multi-function Interrupt vector, will take place. When the UART Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the URF flag will not be automatically cleared, it has to be cleared by the application program. However, the USR register flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART section.



### **EEPROM** Interrupt

The EEPROM interrupt is contained within the Multi-function Interrupt. An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the respective EEPROM Interrupt vector will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the DEF flag will not be automatically cleared, it has to be cleared by the application program.

## **LVD** Interrupt

The Low Voltage Detector Interrupt is contained within the Multi-function Interrupt. An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, Low Voltage Interrupt enable bit, LVE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the Multi-function Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the LVF flag will not be automatically cleared, it has to be cleared by the application program.

## **TM Interrupts**

The Standard and Periodic Type TMs each have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. All of the TM interrupts are contained within the Multi-function Interrupts. For all of the TM types there are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.



### Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins, a low power supply voltage or comparator output bit change may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

#### Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.




# **Configuration Options**

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. As these options are programmed into the device using the hardware programming tools, once they are selected they cannot be changed later using the application program. All options must be defined for proper system function, the details of which are shown in the table.

No.	Options
Crystal Mode Freq	Jency Option
1	Clock Mode Frequency: 1. 12MHz
	2. 6MHz

# **Application Circuits**



### Application Circuits for Data Logger



# **Instruction Set**

### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

### Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

### **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



### Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

### Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

### Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

### **Other Operations**

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



# **Instruction Set Summary**

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

## **Table Conventions**

x: Bits immediate data

- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV, SC
ADDM A,[m]	Add ACC to Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV, SC
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV, SC
ADCM A,[m]	Add ACC to Data memory with Carry	1 <sup>Note</sup>	Z, C, AC, OV, SC
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV, SC, CZ
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV, SC, CZ
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
SBC A,x	Subtract immediate data from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 <sup>Note</sup>	С
Logic Operati	on		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 <sup>Note</sup>	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 <sup>Note</sup>	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 <sup>Note</sup>	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	Decrement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 <sup>Note</sup>	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 <sup>Note</sup>	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 <sup>Note</sup>	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 <sup>Note</sup>	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 <sup>Note</sup>	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 <sup>Note</sup>	C



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
Branch Opera	tion		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m]	Skip if Data Memory is not zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read Op	peration		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
ITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
ITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneous	\$		
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



### **Extended Instruction Set**

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

Mnemonic	Description	Cycles	Flag Affected
Arithmetic	1	1	
LADD A,[m]	Add Data Memory to ACC	2	Z, C, AC, OV, SC
LADDM A,[m]	Add ACC to Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC
LADC A,[m]	Add Data Memory to ACC with Carry	2	Z, C, AC, OV, SC
LADCM A,[m]	Add ACC to Data memory with Carry	2 <sup>Note</sup>	Z, C, AC, OV, SC
LSUB A,[m]	Subtract Data Memory from ACC	2	Z, C, AC, OV, SC, CZ
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
LSBC A,[m]	Subtract Data Memory from ACC with Carry	2	Z, C, AC, OV, SC, CZ
LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 <sup>Note</sup>	С
Logic Operation	on		
LAND A,[m]	Logical AND Data Memory to ACC	2	Z
LOR A,[m]	Logical OR Data Memory to ACC	2	Z
LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z
LANDM A,[m]	Logical AND ACC to Data Memory	2 <sup>Note</sup>	Z
LORM A,[m]	Logical OR ACC to Data Memory	2 <sup>Note</sup>	Z
LXORM A,[m]	Logical XOR ACC to Data Memory	2 <sup>Note</sup>	Z
LCPL [m]	Complement Data Memory	2 <sup>Note</sup>	Z
LCPLA [m]	Complement Data Memory with result in ACC	2	Z
Increment & D	ecrement	-	
LINCA [m]	Increment Data Memory with result in ACC	2	Z
LINC [m]	Increment Data Memory	2 <sup>Note</sup>	Z
LDECA [m]	Decrement Data Memory with result in ACC	2	Z
LDEC [m]	Decrement Data Memory	2 <sup>Note</sup>	Z
Rotate			
LRRA [m]	Rotate Data Memory right with result in ACC	2	None
LRR [m]	Rotate Data Memory right	2 <sup>Note</sup>	None
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	2	С
LRRC [m]	Rotate Data Memory right through Carry	2 <sup>Note</sup>	С
LRLA [m]	Rotate Data Memory left with result in ACC	2	None
LRL [m]	Rotate Data Memory left	2 <sup>Note</sup>	None
LRLCA [m]	Rotate Data Memory left through Carry with result in ACC	2	С
LRLC [m]	Rotate Data Memory left through Carry	2 <sup>Note</sup>	С
Data Move			
LMOV A,[m]	Move Data Memory to ACC	2	None
LMOV [m],A	Move ACC to Data Memory	2 <sup>Note</sup>	None
Bit Operation			
LCLR [m].i	Clear bit of Data Memory	2 <sup>Note</sup>	None
LSET [m].i	Set bit of Data Memory	2 <sup>Note</sup>	None

Mnemonic	Description	Cycles	Flag Affected
Branch		· · · · · ·	
LSZ [m]	Skip if Data Memory is zero	2 <sup>Note</sup>	None
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 <sup>Note</sup>	None
LSNZ [m]	Skip if Data Memory is not zero	2 <sup>Note</sup>	None
LSZ [m].i	Skip if bit i of Data Memory is zero	2 <sup>Note</sup>	None
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 <sup>Note</sup>	None
LSIZ [m]	Skip if increment Data Memory is zero	2 <sup>Note</sup>	None
LSDZ [m]	Skip if decrement Data Memory is zero	2 <sup>Note</sup>	None
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 <sup>Note</sup>	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 <sup>Note</sup>	None
Table Read		· · ·	
LTABRD [m]	Read table (specific page) to TBLH and Data Memory	3 <sup>Note</sup>	None
Miscellaneous	3		
LCLR [m]	Clear Data Memory	2 <sup>Note</sup>	None
LSET [m]	Set Data Memory	2 <sup>Note</sup>	None
LSWAP [m]	Swap nibbles of Data Memory	2 <sup>Note</sup>	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.

2. Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



# **Instruction Definition**

ADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C, SC
ADDM A,[m]	Add ACC to Data Memory
ADDM A,[m] Description	Add ACC to Data Memory The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
	The contents of the specified Data Memory and the Accumulator are added.
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m]
Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C, SC
Description Operation Affected flag(s) AND A,[m] Description Operation	<ul> <li>The contents of the specified Data Memory and the Accumulator are added.</li> <li>The result is stored in the specified Data Memory.</li> <li>[m] ← ACC + [m]</li> <li>OV, Z, AC, C, SC</li> <li>Logical AND Data Memory to ACC</li> <li>Data in the Accumulator and the specified Data Memory perform a bitwise logical AND</li> </ul>
Description Operation Affected flag(s) AND A,[m] Description	<ul> <li>The contents of the specified Data Memory and the Accumulator are added.</li> <li>The result is stored in the specified Data Memory.</li> <li>[m] ← ACC + [m]</li> <li>OV, Z, AC, C, SC</li> <li>Logical AND Data Memory to ACC</li> <li>Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.</li> </ul>
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s)	<ul> <li>The contents of the specified Data Memory and the Accumulator are added.</li> <li>The result is stored in the specified Data Memory.</li> <li>[m] ← ACC + [m]</li> <li>OV, Z, AC, C, SC</li> <li>Logical AND Data Memory to ACC</li> <li>Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.</li> <li>ACC ← ACC "AND" [m]</li> <li>Z</li> </ul>
Description Operation Affected flag(s) AND A,[m] Description Operation	<ul> <li>The contents of the specified Data Memory and the Accumulator are added.</li> <li>The result is stored in the specified Data Memory.</li> <li>[m] ← ACC + [m]</li> <li>OV, Z, AC, C, SC</li> <li>Logical AND Data Memory to ACC</li> <li>Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.</li> <li>ACC ← ACC "AND" [m]</li> </ul>
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x	<ul> <li>The contents of the specified Data Memory and the Accumulator are added.</li> <li>The result is stored in the specified Data Memory.</li> <li>[m] ← ACC + [m]</li> <li>OV, Z, AC, C, SC</li> <li>Logical AND Data Memory to ACC</li> <li>Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.</li> <li>ACC ← ACC "AND" [m]</li> <li>Z</li> <li>Logical AND immediate data to ACC</li> <li>Data in the Accumulator and the specified immediate data perform a bit wise logical AND</li> </ul>
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC $\leftarrow$ ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s) AND A,x Description Affected flag(s) ANDM A,[m]	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C, SC Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

# HT66FB582 A/D Flash USB MCU



CALL addr Description	Subroutine call Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional aperation it is a two avails instruction
Operation	new address. As this instruction requires an additional operation, it is a two cycle instruction. Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
<b>CLR [m]</b> Description Operation Affected flag(s)	Clear Data Memory Each bit of the specified Data Memory is cleared to 0. [m] ← 00H None
<b>CLR [m].i</b> Description Operation Affected flag(s)	Clear bit of Data Memory Bit i of the specified Data Memory is cleared to 0. [m].i ← 0 None
<b>CLR WDT</b> Description Operation	Clear Watchdog Timer The TO, PDF flags and the WDT are all cleared. WDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF
CPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation Affected flag(s)	$[m] \leftarrow \overline{[m]}$
Affected flag(s)	Z
-	
Affected flag(s) <b>CPLA [m]</b> Description Operation	Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [m]$
Affected flag(s) <b>CPLA [m]</b> Description	Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Affected flag(s) <b>CPLA [m]</b> Description Operation	Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [m]$
Affected flag(s) CPLA [m] Description Operation Affected flag(s) DAA [m]	Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [m]$ Z Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than



DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
DECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$\begin{array}{l} \text{TO} \leftarrow 0\\ \text{PDF} \leftarrow 1 \end{array}$
Affected flag(s)	TO, PDF
INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z
JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	$[m] \leftarrow ACC$
Affected flag(s)	None

# HT66FB582 A/D Flash USB MCU



NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR
-	operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation	Program Counter $\leftarrow$ Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter $\leftarrow$ Stack ACC $\leftarrow$ x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter $\leftarrow$ Stack EMI $\leftarrow 1$
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None



RLA [m] Description	Rotate Data Memory left with result in ACC The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0-6) [m].0 \leftarrow C C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0~6)$ $ACC.0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$\begin{array}{l} \text{ACC.i} \leftarrow [m].(i+1); (i=0\sim6) \\ \text{ACC.7} \leftarrow [m].0 \end{array}$
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	[m].i $\leftarrow$ [m].(i+1); (i=0~6) [m].7 $\leftarrow$ C C $\leftarrow$ [m].0
Affected flag(s)	C



RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the
Operation	Accumulator and the contents of the Data Memory remain unchanged. ACC.i $\leftarrow$ [m].(i+1); (i=0~6)
operation	ACC.7 $\leftarrow$ C C $\leftarrow$ [m].0
Affected flag(s)	C
SBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SBC A, x	Subtract immediate data from ACC with Carry
Description	The immediate data and the complement of the carry flag are subtracted from the
Ĩ	Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] − 1 Skip if [m]=0
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None



<b>SET [m]</b> Description	Set Data Memory Each bit of the specified Data Memory is set to 1.
Operation Affected flag(s)	[m] ← FFH None
SET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	$[m]$ .i $\leftarrow 1$
Affected flag(s)	None
SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if $[m]=0$
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m]$ .i $\neq 0$
Affected flag(s)	None
SNZ [m]	Skip if Data Memory is not 0
Description	The contents of the specified Data Memory are read out and then written back to the specified Data Memory again. If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if [m]≠ 0
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ



SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory		
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.		
Operation	$[m] \leftarrow ACC - [m]$		
Affected flag(s)	OV, Z, AC, C, SC, CZ		
SUB A,x	Subtract immediate data from ACC		
Description	The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.		
Operation	$ACC \leftarrow ACC - x$		
Affected flag(s)	OV, Z, AC, C, SC, CZ		
SWAP [m]	Swap nibbles of Data Memory		
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.		
Operation	$[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$		
Affected flag(s)	None		
SWAPA [m]	Swap nibbles of Data Memory with result in ACC		
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.		
Operation	ACC.3~ACC.0 $\leftarrow$ [m].7~[m].4 ACC.7~ACC.4 $\leftarrow$ [m].3~[m].0		
Affected flag(s)	None		
SZ [m]	Skip if Data Memory is 0		
Description	The contents of the specified Data Memory are read out and then written back to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.		
Operation	Skip if [m]=0		
Affected flag(s)	None		
SZA [m]	Skip if Data Memory is 0 with data movement to ACC		
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.		
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$		
Affected flag(s)	None		
SZ [m].i	Skip if bit i of Data Memory is 0		
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.		
Operation	Skip if [m].i=0		
Affected flag(s)	None		



TABRD [m]	Read table (specific page) to TBLH and Data Memory
Description	The low byte of the program code (specific page) addressed by the table pointer (TBLP and TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Z



## **Extended Instruction Definition**

The extended instructions are used to directly access the data stored in any data memory sections.

LADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
LADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
LADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
LADDM A,[m]	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
LAND A,[m]	Logical AND Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "AND" [m]$
Affected flag(s)	Ζ
LANDM A,[m]	Logical AND ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND
Description	operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
LCLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
LCLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	[m].i ← 0
Affected flag(s)	None



LCPL [m]	Complement Data Memory			
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which			
	previously contained a 1 are changed to 0 and vice versa.			
Operation	$[m] \leftarrow \overline{[m]}$			
Affected flag(s)	Z			
LCPLA [m]	Complement Data Memory with result in ACC			
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which			
1	previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.			
Operation	$ACC \leftarrow [m]$			
Affected flag(s)	Z			
LDAA [m]	Decimal-Adjust ACC for addition with result in Data Memory			
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.			
Operation	$[m] \leftarrow ACC + 00H \text{ or} [m] \leftarrow ACC + 06H \text{ or} [m] \leftarrow ACC + 60H \text{ or} $			
	$[m] \leftarrow ACC + 66H$			
Affected flag(s)	$[m] \leftarrow ACC + 66H$ C			
	C			
LDEC [m]	C Decrement Data Memory			
LDEC [m] Description	C Decrement Data Memory Data in the specified Data Memory is decremented by 1.			
LDEC [m]	C Decrement Data Memory			
<b>LDEC [m]</b> Description Operation Affected flag(s)	C Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z			
LDEC [m] Description Operation Affected flag(s) LDECA [m]	C Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z Decrement Data Memory with result in ACC			
<b>LDEC [m]</b> Description Operation Affected flag(s)	C Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z			
LDEC [m] Description Operation Affected flag(s) LDECA [m]	C Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the			
LDEC [m] Description Operation Affected flag(s) LDECA [m] Description	C Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.			
LDEC [m] Description Operation Affected flag(s) LDECA [m] Description Operation Affected flag(s)	C Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z			
LDEC [m] Description Operation Affected flag(s) LDECA [m] Description Operation Affected flag(s) LINC [m]	C Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Increment Data Memory			
LDEC [m] Description Operation Affected flag(s) LDECA [m] Description Operation Affected flag(s) LINC [m] Description	C Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Increment Data Memory Data in the specified Data Memory is incremented by 1.			
LDEC [m] Description Operation Affected flag(s) LDECA [m] Description Operation Affected flag(s) LINC [m]	C Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Increment Data Memory			
LDEC [m] Description Operation Affected flag(s) LDECA [m] Description Operation Affected flag(s) LINC [m] Description Operation Affected flag(s)	C Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$ Z			
LDEC [m] Description Operation Affected flag(s) LDECA [m] Description Operation Affected flag(s) LINC [m] Description Operation Affected flag(s)	C Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. $ACC \leftarrow [m] - 1$ Z Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$ Z Increment Data Memory with result in ACC			
LDEC [m] Description Operation Affected flag(s) LDECA [m] Description Operation Affected flag(s) LINC [m] Description Operation Affected flag(s)	C Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$ Z			
LDEC [m] Description Operation Affected flag(s) LDECA [m] Description Operation Affected flag(s) LINC [m] Description Operation Affected flag(s)	C Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$ Z Increment Data Memory with result in ACC Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.			

# HT66FB582 A/D Flash USB MCU



<b>LMOV A,[m]</b> Description Operation Affected flag(s)	Move Data Memory to ACC The contents of the specified Data Memory are copied to the Accumulator. ACC $\leftarrow$ [m] None
<b>LMOV [m],A</b> Description Operation Affected flag(s)	Move ACC to Data Memory The contents of the Accumulator are copied to the specified Data Memory. [m] ← ACC None
LOR A,[m] Description Operation Affected flag(s)	Logical OR Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator. ACC ← ACC "OR" [m] Z
LORM A,[m] Description Operation Affected flag(s)	Logical OR ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory. [m] ← ACC "OR" [m] Z
LRL [m] Description Operation Affected flag(s)	Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m].(i+1) \leftarrow [m].i; (i=0-6)$ $[m].0 \leftarrow [m].7$ None
LRLA [m] Description Operation Affected flag(s)	Rotate Data Memory left with result in ACC The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC.(i+1) $\leftarrow$ [m].i; (i=0~6) ACC.0 $\leftarrow$ [m].7 None
LRLC [m] Description Operation Affected flag(s)	Rotate Data Memory left through Carry The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0. $[m].(i+1) \leftarrow [m].i; (i=0-6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$ C
LRLCA [m] Description Operation Affected flag(s)	Rotate Data Memory left through Carry with result in ACC Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC.(i+1) $\leftarrow$ [m].i; (i=0~6) ACC.0 $\leftarrow$ C C $\leftarrow$ [m].7 C



<b>LRR [m]</b> Description Operation	Rotate Data Memory right The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$	
Affected flag(s)	None	
LRRA [m]	Rotate Data Memory right with result in ACC	
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.	
Operation	$\begin{array}{l} \text{ACC.i} \leftarrow [m].(i+1); (i=0\sim6) \\ \text{ACC.7} \leftarrow [m].0 \end{array}$	
Affected flag(s)	None	
LRRC [m]	Rotate Data Memory right through Carry	
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.	
Operation	$[m].i \leftarrow [m].(i+1); (i=0-6) [m].7 \leftarrow C C \leftarrow [m].0$	
Affected flag(s)	C	
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.	
Operation	ACC.i $\leftarrow$ [m].(i+1); (i=0~6) ACC.7 $\leftarrow$ C C $\leftarrow$ [m].0	
Affected flag(s)	С	
LSBC A,[m]	Subtract Data Memory from ACC with Carry	
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.	
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$	
Affected flag(s)	OV, Z, AC, C, SC, CZ	
LSBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory	
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.	
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$	
Affected flag(s)	OV, Z, AC, C, SC, CZ	



LSDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the
-	following instruction is skipped. As this requires the insertion of a dummy instruction while
	the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] - 1$
	Skip if [m]=0
Affected flag(s)	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is chined. The result is stored in the Assumulator but the specified
	following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy
	instruction while the next instruction is fetched, it is a three cycle instruction. If the result is
Operation	not 0, the program proceeds with the following instruction. ACC $\leftarrow$ [m] – 1
Operation	Skip if ACC=0
Affected flag(s)	None
LSET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	[m] ← FFH
Affected flag(s)	None
LSET [m].i	Set bit of Data Memory
Description Operation	Bit i of the specified Data Memory is set to 1. $[m].i \leftarrow 1$
-	
Affected flag(s)	None
Affected flag(s)	None
Affected flag(s)	Skip if increment Data Memory is 0
	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the
LSIZ [m]	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while
LSIZ [m]	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the
LSIZ [m]	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$
<b>LSIZ [m]</b> Description Operation	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$
LSIZ [m] Description	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$
<b>LSIZ [m]</b> Description Operation	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$
LSIZ [m] Description Operation Affected flag(s)	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the
LSIZ [m] Description Operation Affected flag(s) LSIZA [m]	<ul> <li>Skip if increment Data Memory is 0</li> <li>The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.</li> <li>[m] ← [m] + 1</li> <li>Skip if [m]=0</li> <li>None</li> <li>Skip if increment Data Memory is zero with result in ACC</li> <li>The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified</li> </ul>
LSIZ [m] Description Operation Affected flag(s) LSIZA [m]	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is
LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
LSIZ [m] Description Operation Affected flag(s) LSIZA [m]	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is
LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $ACC \leftarrow [m] + 1$
LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description Operation Affected flag(s)	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $ACC \leftarrow [m] + 1$ Skip if $ACC=0$ None
LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description Operation Affected flag(s) LSNZ [m].i	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. ACC $\leftarrow [m] + 1$ Skip if ACC=0 None
LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description Operation Affected flag(s)	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $ACC \leftarrow [m] + 1$ Skip if $ACC=0$ None
LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description Operation Affected flag(s) LSNZ [m].i	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $[m] \leftarrow [m] + 1$ Skip if $[m]=0$ None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. ACC $\leftarrow [m] + 1$ Skip if bit i of Data Memory is not 0 If bit i of Data Memory is not 0, the following instruction is skipped. As this
LSIZ [m] Description Operation Affected flag(s) LSIZA [m] Description Operation Affected flag(s) LSNZ [m].i	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. [m] $\leftarrow$ [m] + 1 Skip if [m]=0 None Skip if increment Data Memory is zero with result in ACC The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. $ACC \leftarrow [m] + 1$ Skip if $ACC=0$ None Skip if bit i of Data Memory is not 0 If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is not 0, the following instruction is skipped. As this



LSNZ [m]	Skip if Data Memory is not 0
Description	The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m] \neq 0$
Affected flag(s)	None
LSUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$
Affected flag(s)	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
Affected flag(s)	None
LSZ [m]	Skip if Data Memory is 0
Description	The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
LSZA [m]	Skip if Data Memory is 0 with data movement to ACC
LSZA [m] Description	Skip if Data Memory is 0 with data movement to ACC The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the



LSZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None
LTABRD [m]	Read table (specific page) to TBLH and Data Memory
Description	The low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
LXOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
LXORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Ζ



# **Package Information**


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



# SAW type 46-pin (6.5mm×4.5mm) QFN Outline Dimensions




Sumbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	0.031	0.033	0.035
A1	0.000	0.001	0.002
A3	—	0.008 BSC	_
b	0.006	0.008	0.010
D	0.254	0.256	0.258
E	0.175	0.177	0.179
е	—	0.016 BSC	—
D2	0.197	0.201	0.205
E2	0.118	0.122	0.126
L	0.012	0.016	0.020

Sumbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	0.80	0.85	0.90
A1	0.00	0.02	0.04
A3	_	0.20 BSC	_
b	0.15	0.20	0.25
D	6.45	6.50	6.55
E	4.45	4.50	4.55
е	—	0.40 BSC	—
D2	5.00	5.10	5.20
E2	3.00	3.10	3.20
L	0.30	0.40	0.50



# 48-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	_	0.354 BSC	_
В	—	0.276 BSC	—
С	_	0.354 BSC	_
D	_	0.276 BSC	_
E	_	0.020 BSC	_
F	0.007	0.009	0.011
G	0.053	0.055	0.057
Н	_	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm			
	Min.	Nom.	Max.	
A	_	9.00 BSC	_	
В	—	7.00 BSC	_	
С	_	9.00 BSC	_	
D	—	7.00 BSC	_	
E	_	0.50 BSC	_	
F	0.17	0.22	0.27	
G	1.35	1.40	1.45	
Н	—	_	1.60	
I	0.05	_	0.15	
J	0.45	0.60	0.75	
К	0.09	—	0.20	
α	0°	—	7°	



Copyright<sup>©</sup> 2022 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK' products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK' products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.